
**Operation and Service Manual** 

# **Dual-Phase Analog Lock-In Amplifier**

SR2124



Revision 1.06 • March 28, 2017

# Certification

Stanford Research Systems certifies that this product met its published specifications at the time of shipment.

# Warranty

This Stanford Research Systems product is warranted against defects in materials and workmanship for a period of one (1) year from the date of shipment.

### Service

For warranty service or repair, this product must be returned to a Stanford Research Systems authorized service facility. Contact Stanford Research Systems or an authorized representative before returning this product for repair.

Information in this document is subject to change without notice.

Copyright © Stanford Research Systems, Inc., 2016 – 2017. All rights reserved.

Stanford Research Systems, Inc. 1290–D Reamwood Avenue Sunnyvale, CA 94089 USA Phone: (408) 744-9040 • Fax: (408) 744-9049 www.thinkSRS.com • e-mail: info@thinkSRS.com

Printed in U.S.A.

Document number 9-01731-903



SR2124 Dual-Phase Analog Lock-In Amplifier

# Contents

G	enera	al Information	v
	Safe	ety and Preparation for Use	v
	Syn	nbols	vi
	Not	tation	ii
	Spe	ecifications	ii
1	Get	tting Started 1-	1
	1.1	How to use this manual	-2
	1.2	Basic instrument check-out	-2
		1.2.1 Equipment needed	-2
	1.3	Preparations before use	-2
	1.4	Signal and input filter	-3
	1.5	Phase sensitive detector	-4
	1.6	Reserve	-5
	1.7	Output offset	-7
	1.8	Reference oscillator external input 1-	-8
	1.9	Reference oscillator output 1-	-9
2	Intr	roduction 2-1	1
	2.1	Introduction to the instrument	-2
		2.1.1 Clock stopping architecture	-2
		2.1.2 What does the SR2124 measure? 2-	-2
		2.1.3 Dual phase	-3
	2.2	•	-4
		2.2.1 Reference section	-5
		2.2.2 Signal section	-7
		-	-10
		2.2.4 Output	-10
	2.3	Navigating the front panel	-12
		2.3.1 Signal input section	-13
		2.3.2 Output section	
		2.3.3 Setup section	-16
			-18
3	Perf	formance Details 3 – 3	1
	3.1	Sensitivity and gain	-2

		3.1.2	Scale normalization	. 3-3
		3.1.3	DC gain	. 3-4
	3.2	Dynan	nic reserve and overloads	. 3-4
	3.3	Input	filter details	. 3-6
	3.4	Attenu	ators and DC bias constraints	. 3-9
	3.5	Auton	natic functions	. 3-9
		3.5.1	Auto-phase	. 3-9
		3.5.2	Auto-gain	
		3.5.3	Auto-offset	
		3.5.4	Lock assist	
4	Rem	note Op	peration	4 – 1
	4.1	-	of commands	
	4.2		betic list of commands	
	4.3			
	т.5	4.3.1	Interface configuration	
			Buffers	
		4.3.2	Remote / local	
	4.4		nands	
	4.4	4.4.1	Command syntax	
		4.4.1	Notation	
		4.4.2		
		4.4.3 4.4.4	Examples	
			Reference and phase commands	
		4.4.5	Input commands	
		4.4.6	Filter commands	
		4.4.7	Gain and time constant commands	
		4.4.8	Output commands	
		4.4.9	Setup commands	
		4.4.10	Auto commands	
		4.4.11	Data transfer commands	
		4.4.12	Interface commands	
			Status commands	
	4.5		model	
		4.5.1	Status byte (SB)	
		4.5.2	Service request enable (SRE)	
		4.5.3	Standard event status (ESR)	. 4–27
5	Circ	uits		5 – 1
	5.1	Overv	iew of circuits	. 5-2
	5.2	Power	Supply	. 5-2
	5.3	CPU.		. 5-2
	5.4	Front 1	Panel	. 5-2

5.5	Main board	5-2
5.6	Mixer/Output Filters	5 - 4
5.7	Oscillator	5 - 5
5.8	Rear outputs	5 - 5
5.9	Communications	5 - 5
5.10	Schematics	5 - 5



# **General Information**

# Safety and Preparation for Use

4	WARNING	Dangerous voltages, capable of causing injury or death, are present in this instrument. Do not remove the product covers or panels. Do not apply power or operate the product without all covers and panels in place.
AC lin	e voltage	
		The SR2124 Dual-Phase Analog Lock-In Amplifier operates from a 100 V, 120 V, 220 V, or 240 V nominal AC power source having a line frequency of 50 Hz or 60 Hz. Before connecting the power cord to a power source, verify that the LINE VOLTAGE SELECTOR, located in the rear panel power-entry module, is set so that the correct AC line voltage value is visible.
Â	CAUTION	The SR2124 Dual-Phase Analog Lock-In Amplifier will be damaged if operated with the LINE VOLTAGE SELECTOR set for the wrong AC line voltage, or if the wrong fuses are installed. Verify that the correct line fuses are installed before connecting the line cord. Fuse size is 5MF "fast blow" ( $\emptyset$ 5 × 20 mm). For 100 V/120 V, use 4 A fuses; for 220 V/240 V, use 2 A fuses.
Line c	ord	
		The SR2124 Dual-Phase Analog Lock-In Amplifier has a detachable, three-wire power cord for connection to the power source and to a protective ground. The chassis of the instrument is connected to the outlet ground to protect against electrical shock. Always use an outlet which has a properly connected protective ground.
Servio	ce	
		The SR2124 Dual-Phase Analog Lock-In Amplifier does not have any user serviceable parts inside. Refer service to a qualified technician.
		Do not install substitute parts or perform any unauthorized modi- fications to this instrument. Contact the factory for instructions on how to return the instrument for authorized service and adjustment.

# Symbols you may Find on SRS Products

Symbol	Description
$\sim$	Alternating current
	Caution - risk of electric shock
$\rightarrow$	Frame or chassis terminal
	Caution - refer to accompanying documents
Ļ	Earth (ground) terminal
	Battery
$\sim$	Fuse
	On (supply)
0	Off (supply)



# Notation

The following notation will be used throughout this manual.
 WARNING A warning means that injury or death is possible if the instructions are not obeyed.
 CAUTION A caution means that damage to the instrument or other equipment is possible.
 Typesetting conventions used in this manual are:

 Front-panel buttons are set as [Button]
 Front-panel knobs are set as [Knob)
 Front-panel indicators are set as *Overload* Remote command names are set as oFF

Remote command examples will all be set in monospaced font. In these examples, data sent by the host computer to the SR2124 are set as straight teletype font, while responses received by the host computer from the SR2124 are set as *slanted teletype font*.



# Specifications

All performance specifications after 1 hour warm-up at 23  $^{\circ}\text{C}$  ±2  $^{\circ}\text{C}$  ambient.

# Signal channel

Parameter	Specification
Voltage inputs	Single-ended or differential
Sensitivity	100 nV to 500 mV, in 1-2-5 steps
Current input	10 <sup>6</sup> V/A or 10 <sup>8</sup> V/A
Input impedance	
Voltage	$100 \text{ M}\Omega + 25 \text{ pF}$ , AC or DC coupled
Current	100 $\Omega$ (1 k $\Omega$ ) to virtual ground,
	$10^6 (10^8) \text{ V/A scale}$
Gain accurancy	±1% at 1 kHz
Gain stability	100 ppm/°C
	(flat mode, normal reserve)
Input noise, typ.	$2.8\mathrm{nV}/\sqrt{\mathrm{Hz}}$ at 1 kHz
	0.14 pA/ <del>VHz</del> at 1 kHz (10 <sup>6</sup> V/A)
	$0.014 \text{ pA}/\sqrt{\text{Hz}}$ at 100 Hz (10 <sup>8</sup> V/A)
Input filter	(Tunable from 2 Hz to 100 kHz)
Flat	Flat within ±1% from 10 Hz to 20 kHz
	$\pm 5\%$ from 2 Hz to 100 kHz
Band pass	Q of 1, 2, 5, 10, 20, 50, and 100
High pass	-12 dB/oct rolloff
Low pass	-12 dB/oct rolloff
Notch	Up to 80 dB attenuation
CMRR	90 dB below 10 kHz, DC coupled
	decreasing by 6 dB/oct above 10 kHz
Dynamic reserve	(without band pass filter)
Low noise	20 dB
Normal	40 dB
High reserve	60 dB



# Demodulator / Output

Parameter	Specification
Туре	Dual phase, square-wave demodulators
Output gain stability	
Low noise	50 ppm/°C
Normal	100 ppm/°C
High reserve	1000 ppm/°C
Output filter	-6 dB/oct or -12 dB/oct
Time constants	1 ms to 300 s in 1–3–10 steps
Output impedance	600 Ω

# Reference channel

Parameter	Specification
Frequency range	0.2 Hz to 210 kHz
Reference input	TTL or sine, $100 \text{ mVrms min. } f > 2 \text{ Hz}$ ,
	$500 \mathrm{mVrms}$ min. f $\leq 2 \mathrm{Hz}$
	locks to positive-going zero crossing (sine),
	positive edge (TTL).
Minimum pulse width	100 ns (TTL mode)
Input impedance	1 MΩ
	AC coupled, 10 s time constant (sine)
	DC coupled (TTL)
Phase resolution	0.01°
Phase accuracy	$\pm 5^{\circ}(2 \text{ Hz to } 20 \text{ kHz})$
	$\pm 10^{\circ}(20 \text{ kHz to } 210 \text{ kHz})$
Harmonic detection	F, $2 \times F$ , and $3 \times F$ (ext. ref.)



# Reference output

Parameter	Specification
Range	0.2 Hz to 210 kHz
Waveform	sine, square
Frequency accuracy	±0.1% (20 Hz to 21 kHz)
Frequency resolution	3-1/2 digits or 1 mHz
Amplitude range	100 nV to 10 Vrms into high-Z
Amplitude accuracy	$\pm 1\%$ at 1 kHz (on 20 Hz to 2.1 kHz range)
Amplitude flatness	$\pm 1\%$ for upper decade of each range
	$\pm 5\%$ for lower decade of each range
Amplitude stability	50 ppm/°C, typ.
Output impedance	50 Ω
DC bias	commandable, to $\pm 10 \times$ amplitude,
	or ±10 VDC max (amp. dependent;
	see section 3.4 for details)

# **Displays and Front Panel**

Parameter	Specification
Panel meters	jeweled bearing, center-zero, mirror-backed
Offset	adjustable up to $\pm 1000$ % (10×) of full scale
X Output	$600\Omega$ output impedance,
	0° Lock-In function
Y Output	$600\Omega$ output impedance,
	90° Lock-In or AC Volt function
Numeric	full static drive (no scanning refresh),
	settings or one-time readings



# Rear panel inputs and outputs

Parameter	Specification
VCO input	$10 \mathrm{k}\Omega$ input impedance
	0 to +10 VDC for $f_{min}$ to $f_{max}$ of range
VCO output	$600\Omega$ output impedance, 0 to +10 VDC
Quadrant outputs	600 $\Omega$ output impedance
	Four 0.7 Vrms (2 Vpp) outputs,
	at 0°, 90°, 180°, 270°
Preamp	DB-9 connector to power optional
	remote preamp
Status	TTL outputs, 1 k $\Omega$ output, 10 k $\Omega$ pullup
-Unlocked	low when reference oscillator is unlocked
-Overload	low when signal chain is overloaded
Remote Interfaces	
RS-232	DB-9, 9600 baud fixed
Optical fiber	connection to SX199 Optical Interface
	Controller, provides connectivity to
	GPIB, RS-232, & Ethernet

# General

Parameter	Specification
Temperature	0 °C to 40 °C, non-condensing
Power	40 W, 100/120/220/240 VAC, 50/60 Hz
Dimensions	17" W × 5" H × 15" D
Weight	23 lbs
Fuse	Type 5MF, $\emptyset$ 5 × 20 mm, "fast blow"





# 1 Getting Started

This chapter provides step-by-step instruction to get started quickly with the SR2124 Dual-Phase Analog Lock-In Amplifier. Refer to chapter 2 for a more complete introduction to the SR2124.

# In This Chapter

1.1	How to use this manual	1 - 2		
1.2	2 Basic instrument check-out			
	1.2.1 Equipment needed	1 - 2		
1.3	Preparations before use	1-2		
1.4	Signal and input filter	1-3		
1.5	Phase sensitive detector	1-4		
1.6	Reserve	1-5		
1.7	Output offset	1-7		
1.8	Reference oscillator external input	1-8		
1.9	Reference oscillator output	1-9		

#### 1.1 How to use this manual

Two possible starting points are available to new users of the SR2124. Those who want to begin with an overview to the functional layout of the instrument should turn to Chapter 2.

Users who prefer to jump in and begin using the SR2124 first should continue with this Chapter, where a series of step-by-step procedures are given to verify the basic performance of the instrument. This will also provide a quick introduction to the SR2124 and how it is operated.

Chapter 3 provides detailed discussions of the subsystems within the SR2124. Technical details, such as the actual gain allocations for each sensitivity and reserve setting, can be found here.

Chapter 4 discusses remote operation of the SR2124, over the optical fiber or RS-232 interface.

Chapter 5 has a description of the detailed circuit schematics of the SR2124.

#### 1.2 Basic instrument check-out

This chapter provides step-by-step instructions for verifying the basic operation of the SR2124. In addition to confirming proper operation, it provides a good introduction to operating the lock-in.

#### 1.2.1 Equipment needed

To perform all the steps described in this chapter, you will need:

- 1. a collection of several BNC cables,
- 2. a function generator,
- 3. a general purpose 2-channel oscilloscope.

#### 1.3 Preparations before use

CAUTION

- 1. Before using the instrument, verify the rear-panel power entry module is properly configured for the power line voltage in your region. Applying power with improper setting of the line voltage selector will result in significant damage to the SR2124.
- 2. Turn the rear-panel Power switch to off.
- 3. Plug in the AC line cord to the rear-panel power entry module, and into a grounded wall outlet.

∕!∖

- 4. Connect a BNC cable from the front-panel Ref Out BNC (righthand most connector) to the A/I input of the Signal Input (lefthand most connector).
- 5. Switch on the AC power. Allow the unit to warm up for 1 hour for full specified performance.

# 1.4 Signal and input filter

- 1. Restore defaults: Press [Recall], and then turn the REFERENCE knob (large right-hand side knob) clockwise until the display shows "deFLt". Press [Recall] a second time to restore factory defaults.
- 2. Verify the X Output panel meter shows approximately +20% (positive) deviation.
- 3. Turn the <u>SENSITIVITY</u> knob counterclockwise 2 clicks, to select 100 mV. Verify the meter displays approximately +100% (positive) deviation.
- 4. Change the filter to Notch by pressing the [Type] button four times. The meter should swing to approximately 0% deviation.
- 5. Press the Q-factor [up] button several times, until Q=100. The meter should remain near 0% deviation.
- 6. Press the [Y mode] button in the Y OUTPUT block to switch to AC Volt mode. Turn the <u>SENSITIVITY</u> knob 1 click counterclockwise, to select 50 mV. None of the overload indicators should be illuminated.
- 7. Slowly (one click at a time) turn the large (INPUT FILTER) knob to minimize the Y Output panel meter display as close to 0 (no deflection) as possible.
- 8. Press the (INPUT FILTER) knob inward once, to illuminate the *f trim* indicator.
- 9. Adust the frequency fine trim by turning <u>(INPUT FILTER)</u> to mimimize the Y Output meter deflection (minimum is not very sensitive to *f trim*).
- 10. Press the (INPUT FILTER) inward once more, to illuminate the *depth* indicator.
- 11. Adjust the depth trim by turning (INPUT FILTER) to mimimize the meter deflection (minimum is somewhat sensitive to *depth*).

- 12. Turn the (SENSITIVITY) knob counterclockwise 2 clicks, to 10 mV. Verify the Y Output meter displays less than  $\pm 20\%$  deviation. Repeat trimming frequency and depth with the (INPUT FILTER) knob to minimize the meter deflection. The meter should be less than  $\pm 10\%$  deviation.
- 13. Turn (SENSITIVITY) 3 clicks clockwise, back to 100 mV. Press [Y mode] to return both outputs to Lock-In mode.
- 14. Press the [Type] button twice, to select Band Pass. The X Output meter should be near -100% deviation, and the Y Output meter near 0%.
- 15. Perform an auto-phase adjustment by pressing the [Phase] button within the AUTO block. After a brief delay, the REFER-ENCE display should show near 180 deg, and the X Output panel meter should show +100% deviation.
- 16. Press the [Type] button again to select High Pass filter. The X Output panel meter should move near 0 deflection, and the Y Output meter near –100% deviation.
- 17. Perform another auto-phase adjustment by pressing [Phase] in the AUTO block. After the pause, the phase should show a value near 90 deg, the X Output meter should return to near +100% deflection, and the Y Output meter should be near zero.
- 18. Press the [Type] button again to select Low Pass filter. The X Output meter should swing to near −100% deflection, with the Y Output meter near zero.
- 19. Perform another auto-phase adjustment by pressing [Phase] in the AUTO block. After the pause, the phase should show a value near 270 deg, and the X Output meter should return to near +100% deflection. The Y Output meter should remain near zero.

#### 1.5 Phase sensitive detector

This section walks you through a demonstration of how the phase sensitive detector (square wave mixer) operates. You will need a 2-channel oscilloscope to view the output waveforms.

A BNC cable should connect the Reference Output (Ref. Out) to the A/I signal input. Connect the X Out BNC to channel 1 of the oscilloscope, and the Y Out BNC to channel 2.

1. Restore default settings by pressing [Recall]; turn (REFERENCE) if necessary to display "deFLt", and then press [Recall] again.

- Change the reference frequency from 1.000 kHz to 100 Hz by pushing the Range [down] button one click. Turn the large REFERENCE knob counterclockwise to set the frequency to 47 Hz.
- 3. Press the [Phase] button in the REFERENCE section, to select PHASE on the numeric display. The value should show 0.00°.
- 4. Turn the <u>(Time Constant)</u> knob counterclockwise to the *min* position. Adjust the scope for 2 V per vertical division, and around 5 ms per horizontal division, and adjust the trigger. You should see a fully-rectified positive sine wave on channel 1 (X), and the rising half of a sine waveform on channel 2 (Y), as shown in Figure 1.1.




Figure 1.1: Mixer waveforms at 0° (left) and 90° phase shifts (right).

- 5. Press the Quadrant [+90° up] button once. Channel 1 (X) now shows the signal 90° out of phase with the reference signal, and channel 2 (Y) shows a negative fully-rectified sine wave (you may need to re-adjust the triggering). See Figure 1.1.
- 6. Press the Quadrant [+90° up] button once. Channel 1 (X) is now at 180° relative to the reference signal, as shown in Figure 1.2.
- 7. Press the Quadrant [+90° up] button once. Channel 1 (X) is now 270° out of phase with the reference signal, as shown in Figure 1.2.

#### 1.6 Reserve

This section demonstrates the SR2124's ability to extract a small signal in the presence of a larger interfering signal. The RESERVE setting, by changing the allocation of gain, allows the user to control the trade-off between lower noise, and greater rejection (reserve).






Figure 1.2: Mixer waveforms at 180° (left) and 270° phase shifts (right).

For this section you will need an external function generator. Set the generator to 3.7 kHz and 100 mV RMS output. Be sure to verify the output amplitude—you may need to apply a  $50 \Omega$  terminator to the function generator output.

Remove the BNC cables from the X Out and Y Out BNCs. Connect the Ref Out BNC from the SR2124 to the A/I input. Connect the function generator output to the B input of the SR2124.

- 1. Restore default settings by pressing [Recall]; turn (REFERENCE) if necessary to display "deFLt", and then press [Recall] again.
- 2. Press the [Input] button in the SIGNAL INPUT section, to select *A-B*.
- 3. Press the [Slope] button in the Output section to select 12 *dB/oct*. Turn the Time Constant knob one click clockwise, to select 300 ms.
- 4. Press the [Amplitude] button in the REFERENCE section, to select AMPL on the numeric display. The value should show 100.0 mV.
- 5. Turn (SENSITIVITY) 2 clicks counterclockwise, to 100 mV. The X Output meter should read near +100% deflection
- 6. Press the <u>(REFERENCE</u>) knob in to select *coarse,* and then dial the amplitude down to 0.9 mV. The X Output meter should read near zero.
- 7. Turn (SENSITIVITY) 3 clicks counterclockwise, to 10 mV. The X Output meter should slightly deflect, to about +10% deflection.

- 8. Turn SENSITIVITY 1 more click counterclockwise, to 5 mV. The SENSITIVITY OVLD indicator should come on, indicating an AC signal chain saturation. Press the [Reserve] button twice, to select Normal reserve. OVLD should turn off, and the X Output meter should show about +20% deflection. Turn SENSITIVITY 2 more clicks counterclockwise, to 1 mV. The X Output meter should now show about +90% deflection, and no overloads should be present.
- 9. Turn the <u>REFERENCE</u> knob counterclockwise to select 0.09 mV output amplitude. The X Output meter should now show about +10% deflection.
- 10. Turn (SENSITIVITY) 1 clock counterclockwise, to  $500 \mu$ V. The SENSITIVITY *OVLD* indicator should again come on, indicating an AC signal chain saturation. Press the [Reserve] button twice, to select *High Reserve*. *OVLD* should turn off, and the X Output meter should show about +20% deflection. Turn (SENSITIVITY) 2 more clicks counterclockwise, to  $100 \mu$ V. The X Output meter should now show about +90% deflection, and no overloads should be present.

# 1.7 Output offset

For this portion, the external function generator is not needed. Disconnect the BNC cable from the B input of the SR2124.

- 1. Restore default settings by pressing [Recall]; turn (REFERENCE) if necessary to display "deFLt", and then press [Recall] again.
- 2. Press [Ampl] in the Reference section, and turn the <u>REFERENCE</u> knob counterclockwise until the numeric display shows 95.0 mV.
- 3. Turn (SENSITIVITY) 2 clicks counterclockwise, to 100 mV. The X Output meter should read near +95% deflection
- 4. Enable the output offset by pressing [On/Off] in the X Offset block. Perform an auto-offset adjustment by pressing [Auto] in the X Offset block. After the pause, the numeric display should show an *XOFST* value near +95% offset. The X Output panel meter should read near zero.
- 5. Turn SENSITIVITY 2 more clicks counterclockwise, to 20 mV. The X Output panel meter should still read near zero, while the REFERENCE display shows a value near +475%.



- 6. Turn (SENSITIVITY) 1 click counterclockwise, to 10 mV. The REFERENCE display should read near +950%, and the X Output panel meter should still be near null.
- 7. Turn SENSITIVITY 1 click further counterclockwise. The display should show the message "Attn OFFSt", and the alert sound should be heard. The sensitivity does not change.
- 8. Press the [Ampl] button, and reduce the amplitude to 90.0 mV. The X Output panel meter should show around -50% full scale deflection.
- 9. Press the [Auto] button in the X Offset block again, to automatically re-adjust the offset. The REFERENCE display should now show near +900%, and the X Output panel meter should be nulled.

### 1.8 Reference oscillator external input

This section demonstrates locking the SR2124 to an external frequency reference. You will need an external function generator.

- 1. Restore default settings by pressing [Recall]; turn (REFERENCE) if necessary to display "deFLt", and then press [Recall] again.
- 2. Set the function generator to produce a 1 Vrms, 2 kHz sine wave. Connect the function generator output to the SR2124 "Ext. In" BNC, in the REFERENCE section.
- 3. Push the Mode [Up] button in the REFERENCE Mode subsection one time, to the *f External* setting. The *Unlocked* indicator should illuminate for between 5 and 20 seconds, and then the SR2124 should lock to the external signal.
- 4. Press [Freq] in the REFERENCE section to perform an oscillator frequency measurement. After a brief delay, the REFERENCE display should show a value near 2.00 kHz.
- 5. Push the Mode [Down] button, to set back to *Internal* mode, and then push [Up] to return to *f External*. Immediately after returning the mode to external, press [Lock Assist] in the AUTO section. The display should show "ASSt Loc", and then the SR2124 should lock, displaying the external frequency. The *Unlock* indicator should turn off within about 2 seconds after pressing [Lock Assist].
- 6. Push the Mode [Up] button to select *2f External*, and then press [Lock Assist]. The display should show "ASSt Loc", and then

"Err outr", indicating the frequency is out of range for the oscillator.

- 7. Push the Range [Up] botton one time to select 200–21k. After a few seconds, the oscillator should lock. Press [Freq] to measure the oscillator; the result should be near 4.000 kHz.
- 8. Push the Mode [Up] button again, to *3f External*, and press [Lock Assist]. The REFERENCE display should show the result near 6.000 kHz.

### 1.9 Reference oscillator output

For this final section, the function generator is not needed. Disconnect the BNC from the Ext In connector.

- 1. Restore default settings by pressing [Recall]; turn (REFERENCE) if necessary to display "deFLt", and then press [Recall] again.
- 2. Connect a BNC cable from the rear-panel Reference Output  $0^{\circ}$  to the Channel 1 of the oscilloscope. Trigger the scope on the waveform, and verify a 1 kHz, 0.7 Vrms (2 V peak-to-peak) sine wave.
- 3. Connect a second BNC cable from the rear-panel Reference Output 90° to Channel 2 of the scope. Verify the Channel 2 signal lags Channel 1 by 90°.
- 4. Disconnect the cable from the rear-panel 90° output, and connect it to the 180° output. Verify the Channel 2 signal on the scope appears inverted relative to Channel 1 (lagging by 180°).
- 5. Disconnect the cable from the rear-panel 180° output, and connect it to the 270° output. Verify the Channel 2 signal on the scope lags Channel 1 by 270° (leading by 90°).
- 6. Disconnect the Channel 2 BNC from the rear-panel of the SR2124, and connect it to the front-panel Ref. Out BNC.
- 7. Press the [Ampl] button. Press the <u>REFERENCE</u> knob in once, to select *coarse*, and then turn <u>REFERENCE</u> clockwise until the display reads 10.00 V. Verify on the oscilloscope that Channel 2 shows a sine wave of approximately 10 Vrms (28 V peak to peak). The signal should be in-phase with Channel 1.
- 8. Press [Shape] to select *Square*. Verify the waveform changes to a square wave with  $\pm 10$  V (20 V peak to peak).

- 9. Turn the <u>(REFERENCE)</u> knob counterclockwise, to reduce the amplitude to 1.00 V on the REFERENCE display. Press [Shape] to return to *Sine* output.
- 10. Enable the DC bias by pressing [Bias On/Off] in the Ref Out block. Press the [DC Bias] button in the Reference block, and then adjust the Bias setting by turning (REFERENCE) counter-clockwise, to near -2.000 V. Verify the waveform on the scope is now shifted to an average of -2 V.
- 11. Press the [Bias On/Off] to turn off the bias, and verify the waveform returns to zero-centered. Press DC Bias [On/Off] again to re-enable the -2 V DC Bias.
- 12. Press the [Ampl] button to select Amplitude again, and then turn  $\overrightarrow{\text{REFERENCE}}$  counterclockwise until you reach the limit. Turn the knob slow counterclockwise to reach 10.0 mV. Notice that the SR2124 will not allow the Amplitude to decrease below 10.0 mV with the DC Bias enabled and set to -2 V.
- 13. Press [Bias On/Off] to disable the Bias. With the REFERENCE focus still on Amplitude, turn REFERENCE counterclockwise to 9.99 mV. Notice the sound of the relay click.
- 14. Now press [Bias On/Off] to attempt to re-enable the Bias. The SR2124 should beep, and the *AMPL* annunciator will flash, indicating the present value of Amplitude is incompatable with (too small for) the requested (-2 V) DC Bias.
- 15. Press the [DC Bias] button in Reference. The old value (-2V) should be displayed, but the SR2124 beeps in warning that this value is presently unaccessable. Turn the **(REFERENCE)** knob in either direction; the displayed BIAS value will jump to -100 mV. This is the limiting value for DC Bias when the amplitude is between 0.1 mV and 9.99 mV. Full details of the interdependence of DC bias and Amplitude can be found in section 3.4.

# 2 Introduction

This chapter provides a basic overview of the SR2124 Dual-Phase Analog Lock-In Amplifier.

# In This Chapter

2.1	Introd	oduction to the instrument			
	2.1.1	Clock stopping architecture	2-2		
	2.1.2	What does the SR2124 measure?	2-2		
	2.1.3	Dual phase	2-3		
2.2	Instru	ment overview			
	2.2.1	Reference section	2 - 5		
	2.2.2	Signal section	2 - 7		
	2.2.3	Input Filter	2-10		
	2.2.4	Output	2-10		
2.3	Navig	ating the front panel	2-12		
	2.3.1	Signal input section	2-13		
	2.3.2	Output section	2-15		
	2.3.3	Setup section	2-16		
	2.3.4	Reference section	2-18		

### 2.1 Introduction to the instrument

Lock-in amplifiers are used to detect and measure very small AC signals, often in the presence of noise sources that can be orders of magnitudes larger. Typical lock-in amplifiers today are based on high-speed digital signal processing (DSP) techniques. This offers outstanding performance and flexibility for many, perhaps most, applications. For certain demanding situations, however, residual artifacts from the DSP approach—either due to sampling lag and real-time response, or RF clock and related noise—can fall short of users needs.

The SR2124 is a modern, all-analog lock-in amplifier that provides outstanding signal recovery capabilities, without the shortcomings that can limit the usefulness of DSP-based instruments in some settings. The design follows two basic themes. First, the signal path is entirely built from low-noise analog electronics: the best JFETs, transistors, op-amps, and discrete components. Second, configuration control is managed by a microcontroller whose system clock only oscillates during the brief moments needed to change gains or filter settings.

#### 2.1.1 Clock stopping architecture

This "clock-stopping" architecture, first introduced by SRS in the SR560 Voltage Preamplifier, eliminates the inconvenience and reliability issues associated with mechanical panel controls, and makes full remote operation of the SR2124 possible. Whenever the microcontroller becomes active, the *CPU Activity* indicator illuminates, clearly showing when the digital clock is running. This occurs in response to front-panel button presses or remote computer commands.

Sometimes, you need to be certain your experiment will be undisturbed: you've cooled your sample to a few millikelvin, all your wiring is still intact, and the best device you've built all year is ready for measurement. A locking toggle switch on the front panel can be set to "INHIBITED", forcing the digital clock to remain off, even if you press other buttons or knobs. The analog configuration of the SR2124 stays steady, letting you run for minutes, hours, days—as long as you need.

### 2.1.2 What does the SR2124 measure?

In lock-in mode, the SR2124 multiplies the input signal by a square wave at the reference frequency, using a square-wave analog mixer. The resulting signal is then low-pass filtered to produce an output proportional to the frequency component of the user's input signal at the reference frequency (and also, to a diminishing extent, at it's odd harmonics). This process is also known as phase-sensitive detection, and the square-wave mixer is also referred to as the phase-sensitive detector (PSD) or the synchronous detector.

A separate *AC Volt* mode allows the square-wave mixer to be controlled by the signal polarity of the input signal itself, essentially converting the SR2124 into an absolute-value averaging measurement. When a phase reference signal is not available, the AC Volt mode (together with the input filter) can be used to recover specific AC signals as well, although the lock-in mode will almost always produce superior results when a reference is available.

The SR2124 has two separate phase-sensitive detectors, called the X Output and Y Output, respectively. The X Output PSD always operates in lock-in mode, while the Y Output channel can be switched between lock-in mode and AC Volt mode. Note that AC Volt mode requires the Reserve setting to be *Low Noise* for proper operation.

The final measured values are displayed on the jeweled panel meters, and output as a proportional DC voltage. Full-scale sensitivity is set from the front panel in 1 - 2 - 5 steps from 100 nV to 500 mV. A full scale input in-phase with the reference will generate +10 V at the output BNC, while a full scale signal 180° out of phase will generate -10 V. Lock-in amplifiers as a general rule display the input signal in volts RMS, and this is the basis for the SR2124 calibration as well. For example, if the SR2124 is configured for 2 mV sensitivity and a 1 mVrms sine wave is input, at the reference frequency, then the BNC output will read +5 V and the panel meter will show 50% positive deflection.

### 2.1.3 Dual phase

The presence of two PSD output channels allows the SR2124 to make full use of the lock-in technique in real time. When configured in lock-in mode, the Y Output channel's phase reference signal is *always* phase shifted by 90° delay, relative to the X Output channel's reference. By simultaneously measuring the X Output and Y Output signal, users can determine the phase as well as the amplitude of their input signal, relative to the reference oscillator.

The amplitude *R* of the input signal is related to the X and Y outputs by

$$R = \sqrt{X^2 + Y^2}$$

while the phase  $\phi$  of the input signal is given by

$$\phi = \arctan \frac{Y}{X}$$



For best performance, especially in a noise-critical application such as a low-temperature experiment, the X Output and Y Output signals should be digitized with separate benchtop multimeters. If appropriate, these can be located outside of a Faraday screening room from the low-temperature setup, with the X Output and Y Output signals connected by RF-blocking "pi" filters through the screen room wall.

#### 2.2 Instrument overview

An overview of the SR2124 with its main sections is given below. Further details of each block are in chapter 3. A block diagram of the SR2124 is given in Figure 2.1.




Figure 2.1: The SR2124 block diagram.

#### 2.2.1 Reference section

Operating in Lock-In mode, the SR2124 requires the reference oscillator to control the frequency and phase of the square-wave mixer. The analog reference oscillator of the SR2124 generates a stable sine wave with outputs at 0°, 90°, 180°, and 270° (all four outputs can be monitored from rear panel BNC connectors). The oscillator is based on an analog voltage-controlled oscillator (VCO) that can tune across a factor of 100 in frequency; 5 overlapping frequency ranges are available for operation from 0.2 Hz - 21 Hz, up to 2 kHz - 210 kHz. The oscillator is controlled in one of three ways: internal, rear-panel VCO, and external reference. When the Y Output channel SR2124 operates in AC Volt mode, the reference oscillator is available for excitation outputs and acts as the PSD reference for the X Output channel, but is not routed to the Y Output PSD.

#### 2.2.1.1 Internal mode

Operating in Internal mode, the SR2124 oscillator is programmed by an internally-generated DC voltage source. Within the oscillator frequency range (set by the Range section), the oscillator frequency is controlled with the front-panel control knob or remote command.

#### 2.2.1.2 Rear-panel VCO mode

When configured for Rear VCO operation, the SR2124 oscillator programming voltage is directly controlled by the user through a rearpanel BNC input. Input voltage from 0 to +10 V will set the oscillator frequency between the lower and upper limits set by the range, with an approximately linear transfer function.

### 2.2.1.3 External mode

The SR2124 oscillator can lock to an external reference signal applied to the Ext. In BNC connector. This input operates in two distinct modes, sine input and TTL input (indicated by the *Sine* and *TTL* indicators just above the connector).

In sine mode, this input is AC coupled above 0.016 Hz (10 s time constant), and has an (AC) input impedance of  $1 \text{ M}\Omega$ . A sine wave input greater than 100 mVrms for frequencies above 2 Hz (500 mV below 2 Hz) will trigger the input discriminator. Positive zero crossings are detected and considered to be the zero for the reference phase shift. Note that, because the input is AC coupled, the discriminator circuit actually triggers when the input signal crosses the DC average input value in the positive direction.



When a user has a square wave or other TTL-like signals, the Ext. In should be operated in TTL mode. In this configuration, the input is DC coupled, and the input discriminator triggers on positive edges as they cross +1 V. In TTL mode, there is no restriction on the reference input duty factor, so long as the input pulses are at least 100 ns wide. The user can switch between sine mode and TTL mode by pressing the [Trig] button.

Operating in external mode, the user can select between locking to the fundamental of the input frequency, or either of the first two harmonics. Locking to *2f External* will cause the reference oscillator to operate at twice the external input frequency; locking to *3f External* will similarly cause the reference oscillator to operate at three times the external input frequency. Note that, for harmonic operation, the Range setting must correspond to the final frequency for the reference oscillator, which might not include the user's external input frequency.

#### 2.2.1.4 Reference output

The SR2124 reference oscillator drives the front-panel Ref. Out BNC signal. This output can be configured as either sine wave or square wave. The amplitude of the reference output can be set from 10 V to 100 nVrms; at several points passive resistive attenuators are switched in to reduce the signal amplitude while keeping a high signal-to-noise ratio on the Ref. Out signal.

The Ref. Out signal can also be DC biased, allowing users to more easily perform experiments such as differential conductance measurements without additional instrumentation. When enabled, the DC Bias is added to the reference oscillator output; the range of DC Bias is dependent on the reference amplitude, as the Bias and AC both are routed through the same resistive attenuators. See section 3.4 for the detailed interdependence of DC Bias and reference amplitude.

The rear panel Reference Output monitors are not shifted by the DC Bias setting, and they are not attenuated by the amplitude setting; these 4 "quadrant" monitors provide 1 V outputs for auxiliary use.

#### 2.2.1.5 Phase shift

A commandable phase shift, between 0° and 360°, is applied between the reference oscillator and the phase-sensitive detectors. This phase shift determines the phase at which the lock-in will respond. If the Ref. Out signal is directly connected to the Signal Input (A), and the phase is set to 90°, the X Output will be near zero and the Y Output will be negative; setting the phase to 180° will result in a negative X Output signal and a zero Y Output.

#### 2.2.2 Signal section

The SR2124 Signal section provides the amplification and signal conditioning of the analog signal that is applied to the phase sensitive detector. Inputs can be either voltage or current, and single-ended or differential.

#### 2.2.2.1 Voltage preamplifier

The SR2124 front-end signal input stage consists of a JFET-based low-noise differential voltage preamplifier. Inputs can be configured as either single-ended (A) or differential (A–B). To preserve the low noise performance of the input JFET's, this front-end input stage amplifies the input by a gain of  $50 \times (5 \times$  for the largest scale sensitivities).

In single-ended operation, the SR2124 internally measures the signal as a voltage on the center pin of the A input, referenced to internal ground in the instrument. This is indicated as A on the front panel. In fully differential operation, the preamplifier measures the voltage difference between the center pins of the A and B inputs. This configuration is indicated as A-B on the front panel.

When using differential input mode, it is important that both input cables travel the same path between the experiment and the lock-in. Specifically, there should not be a large loop area enclosed by the two cables. Such loops are susceptible to magnetic pickup. Ideally, the two coax cables are equal length and fastened to each other along their length.

When used with an SRS external preamp, such as any model from the SR55x series, the SR2124 should always be configured for A–B input, and two equal-length BNC cables should be used to connect the preamp output to the lock-in signal input.

#### 2.2.2.2 Current preamplifier

The current input on the SR2124 uses the A input BNC. Two internal gain settings are available:  $10^6$  Volts/Amp and  $10^8$  Volts/Amp. The current input is always DC coupled and includes an series input (burden) resistor of  $100 \Omega$  ( $10^6$  range) or  $1 k\Omega$  ( $10^8$  range). The maximum full-scale input signal is 500 nA ( $10^6$  range) or 5 nA ( $10^8$  range). Selecting *AC* input coupling will block the DC *output* of the current amplifier before it is further amplified by the voltage preamplifier.

Current (transimpedance) amplifiers can be susceptible to noise peaking or oscillation when driven with excessive input capacitance. Cable capacitance in particular should be minimized when using the current amplifier by selecting the shortest cables practical. The



2 - 7

		SR2124 current inputs will remain stable for total input capacitances below 12 nF. Note, however, that external input capacitance will increase the voltage noise gain of the current amplifier; input capacitance should always be minimized for best performance.	
		The overall sensitivity of the SR2124 in current mode is dependent on the Sensitivity setting. The current preamplifier itself converts the input current signal to a low-level voltage with the specified transimpedance gain ( $10^6$ or $10^8$ ); the resulting voltage signal is then amplified by the entire signal chain including the voltage preampli- fier. The overall full-scale sensitivity is determined by dividing the Sensitivity setting by the current gain. For example, if the Sensitivity is set to 20 mV and the input is configured as $10^8$ V/A, the full-scale sensitivity will be 200 fA ( $20$ mV / $10^8$ V/A).	
		In most cases, there is little noise improvement for current inputs by selecting dynamic reserve of <i>Low Noise</i> . The greatest stability is achieved with <i>High Res</i> .	
2.2.2.3	Grounding		
		To minimize noise pick-up, it is important to ground the outer shield of the input cable(s). Grounding the input cable at <i>both</i> ends, how- ever, may in some situations introduce unwanted ground loops to the experiment. This may allow stray magnetic flux to induce ground currents to flow through the shield, creating additional noise and potentially upsetting sensitive measurements.	
		To help users better manage grounding, the SR2124 provides control of the local grounding of the input BNC shields. When set to <i>Ground</i> , the shields on the A and B input connectors are electrically tied to the SR2124 ground. When set to <i>Float</i> , however, a 10 k $\Omega$ resistor is added in series between the connector shells and instrument ground. This 10 k $\Omega$ resistor is large enough to block flux-generated ground currents, while still preventing stray charge from accumulating on the connector shell. If the user's signal source already provides a good, low-impedance connection between the signal shield and ground, then selecting <i>Float</i> may eliminate potential ground-loop problems.	
2.2.2.4	AC versus DC coupling		
		The signal input can be AC or DC coupled. The AC coupling high pass filter passes signals above 160 mHz and attenuates signals at lower frequencies. Internal gain stages within the signal path are	

pass filter passes signals above 160 mHz and attenuates signals at lower frequencies. Internal gain stages within the signal path are always AC coupled, so any user DC offset will not affect the results at the phase-sensitive detector output (where they would otherwise generate a " $1 \times f$ " ripple at the output). However, if the input signal

has a significant DC offset relative to the AC amplitude, then AC coupling will significantly improve the overall dynamic reserve by blocking the DC input before it could saturate the preamplifier.

When operating in differential mode (A–B), AC coupling may reduce the SR2124's effective common-mode rejection and gain accuracy, as the blocking capacitors for the AC coupling are only matched to 5% tolerance. This effect is most pronounced at frequencies below 10 kHz.

#### 2.2.2.5 Dynamic reserve

The total signal gain for the SR2124 is distributed between the AC signal path ahead of the PSDs, and the DC signal path following the PSDs. The product of all gains, AC and DC, combine to provide the selected full-scale Sensitivity. How this allocation is made between AC and DC gain determines the dynamic reserve of the lock-in.

Dynamic reserve is traditionally defined as the ratio of the largest interfering signal that can be tolerated, to the full scale input signal, expressed in dB. For example, if the SR2124 is operating at full scale sensitivity of  $1 \mu$ V, and an interfering signal of up to 1 mV can be rejected before overloading, the dynamic reserve is 60 dB.

Many of the noise advantages of a lock-in amplifier come from the improved noise and stability properties of electronics operating at AC frequencies compared to DC. Overall total gain is determined by the full-scale sensitivity, but the relative allocation of that gain between the AC and DC portions of the instrument rely on a "policy" decision that the user can influence using the Reserve setting.

For the lowest noise and greatest output stability, set the Reserve mode to *Low Noise*. This will allocate the maximum gain possible to the AC portion of the signal path, and apply the minimum DC gain needed for the final sensitivity. This configuration minimizes the impact of offsets and drift from the DC circuitry, but also tends to reduce the dynamic reserve since more of the signal gain is applied to the AC path, before the PSDs can act to select the signal of interest.

For the greatest dynamic reserve, set the Reserve mode to *High Reserve*. This will allocate the maximum gain to the DC portion of the signal path, and apply the minimum AC gain needed for the final sensitivity. This configuration will have worse offset and drift behavior compared with Low Noise, since the DC gain stages are providing more of the overall total gain. However, larger interfering signals can be tolerated without overloading the AC circuits, and the PSDs will then tend to greatly suppress that interference.

Between these two settings, a compromise Normal mode is also

available, which provides more DC gain than the Low Noise setting, but less than the High Reserve setting.

See section 3.2 for more details about the exact gain allocations and overload limits for these three modes.

#### 2.2.3 Input Filter

The phase-sensitive detector is the primary feature for optimizing recovery of small signals in the presence of noise. However, the programmable input filter can be a helpful supplement in optimizing the SR2124's performance. In applications with significant noise or other interference, the magnitude of the interfering signals can limit the total amount of AC gain that can be used before the mixer. The input filter is available to suppress those interfering signals, allowing greater AC gain to be used for better low-level signal recovery.

The input filter is located in the AC signal path, between the preamplifier and the programmable AC gain stage. The input filter's function can be selected as Low Pass, High Pass, Band Pass, or Notch filter. The filter can also be bypassed by selecting Flat. The filter is realized as a two-pole state variable circuit, allowing fine control of the filter tuning parameters. The input filter is typically used to either selectively pass a frequency range that spans the input signal, or to selectively reject one or more interfering signals at frequencies removed from the signal; these two approaches are sometimes indistinguishable.

The filter also has a user-configurable "Q" setting, which controls the relative width of the filter's frequency response. In band pass and notch settings, higher Q settings provide a narrower filter response, allowing more selective frequency selection; lower Q settings wider filters, with broader frequency selection. Note that for the low pass and high pass settings, the filter gain is calibrated for unity gain at the peak response—the response across the pass band far from the peak response attenuates the signal by a factor of 1/Q. See section 3.3 for the detailed filter transfer functions of the SR2124 input filter.

#### 2.2.4 Output

The DC portion of the SR2124, beginning with the output of the phase-sensitive detector, is collectively referred to as the output section. All circuitry for the output section is duplicated for the X Output and Y Output channels.

#### 2.2.4.1 Output filter

The output of the phase sensitive detector contains signals at many frequencies. Most of the output signals are at the sum or difference frequency between an input signal frequency and the reference frequency. Only the component of the input signal whose frequency is exactly equal to the reference frequency will result in a DC output. To remove all the unwanted AC signals, both the " $2 \times f$ " (sum of the signal and reference) as well as the noise components, a configurable low-pass filter is used.

The output low pass filter follows the mixer, and comes before the final output DC gain is applied. This filter is key to the performance of the lock-in amplifier, as it selects the DC output of the mixer while rejecting the high frequency ripple artifacts naturally generated by the mixing process. The filter can be configured as either 1 pole or 2 poles, with a time constant between 1 ms and 300 s settable in 1–3–10 steps. Note that the X Output and Y Output filters are always programmed identically.

The time constant is related to the -3 dB frequency of the filter by the relation  $f_{-3\text{dB}} = 1/(2\pi\text{TC})$ , where TC is the time constant in seconds. The low pass filters are simple 6 dB/octave roll off, RC-type filters. A 1 second time constant refers to a filter whose -3 dB point occurs at 0.16 Hz. In the SR2124 the user can select one or two successive stages of output filter, so that the overall filter can roll off is either 6 dB or 12 dB per octave. The time constant refers to the -3 dB point of each filter stage alone (and not the combined filter).

The time constant also determines the equivalent noise bandwidth (ENBW) for the measurement. The ENBW is not the filter -3 dB bandwidth; rather it is the effective bandwidth for Gaussian distributed white noise. When set to 6 dB/octave, the ENBW is 1/(4×TC); when set to 12 dB/octave, ENBW = 1/(8 × TC).

It can be useful to consider the frequency domain, in which the output filter defines the width of the passband for detection at the reference frequency. By mixing with the lock-in amplifier, this AC band is mixed down to DC for final output. The -3 dB bandwidth for signal selection at the input is simply  $1/(2\pi \times \text{TC})$ . To effectively reject the mixer AC artifacts, the output filter should be set so that TC >  $(2 - 10) \times (1/f)$ , where f is the reference oscillator frequency.

#### 2.2.4.2 AC Volt mode

When phase-sensitive detection is not possible, the SR2124 Y Output channel can be configured for AC Volt mode. In this setting, the reference oscillator is unused and the phase-sensitive detector (square



wave mixer) is controlled directly by the polarity of the amplified AC input signal. The instrument now acts as an averaging AC voltmeter, where the detection element is an absolute value detector.

When using AC Volt mode, the Reserve setting should be set to Low Noise, since there is no reserve benefit from the mixer in this configuration. If the input signal is not already relatively clean with high signal-to-noise, the input filter may be used to define the frequency band for measurement.

Note that the X Output channel always operates in lock-in mode, even when the Y Output channel is configured for AC Volt mode.

# 2.3 Navigating the front panel

The front panel of the SR2124 is organized into distinct functional sections. Knowing this organization will help you to become familiar with its operation. A diagram of the entire front panel is in Figure 2.2, below.



Figure 2.2: The SR2124 front panel.

In Figure 2.2, the two large rectangular blocks above "INPUT FIL-TER" and "REFERENCE" are static numeric displays. The large white rectangles in the upper center of the drawing are the jewel bearing analog panel meters.

The two large knobs each have a push-button secondary function; in addition to adjusting the parameter currently "in focus" (more about that later), briefly pressing the knob inward has a secondary function. Also, holding the knob in for several seconds has a tertiary function—clearing or nulling the parameter in focus.

Near the center of the instrument, in the "CONTROL INHIBIT" block, is a large locking toggle switch. When in the upper position, none of the front-panel (or remote) interface functions are operable.

The analog signal processing of the SR2124 remains fully functioning while the Inhibit switch is up, but no controls will respond. For normal operation, the Inhibit switch should be left in the lower position.

Where applicable, the corresponding remote command is listed, along with the page where it is defined, in parentheses, like this: (FORM, 4 - 12).

### 2.3.1 Signal input section

The left-hand section of the instrument comprises the "Signal Input". See Figure 2.3 for detail.




Figure 2.3: The SR2124 front panel signal input section.

# 2.3.1.1 Signal input

User input signals are applied to the SR2124 through the "A/I", or the "A/I" and "B" BNC connectors. The input configuration is controlled by the [Input] button. Each successive press of [Input] steps from *A*, to *A*–*B*, to *I* ( $10^6$ ), to *I* ( $10^8$ ), and then back to *A*. (ISRC, 4 – 12)

		Input coupling can be switched between AC and DC by pressing [Couple]. (ICPL, 4 – 13)
		The outer (shield) terminal of both input BNCs are tied to each other and can be set to <i>Float</i> (through $10 \text{ k}\Omega$ ) or <i>Ground</i> (through $10 \Omega$ ) by pressing [Ground]. (IGND, $4 - 13$ )
		Overloads at the preamplifier stage are indicated by the red <i>OVLD</i> indicator in the signal input block.
2.3.1.2	Sensitivity	
		The overall gain of the SR2124 is controlled by setting the sensitivity. Full scale sensitivities from $100 \text{ nV}$ to $500 \text{ mV}$ , in 1–2–5 steps, can be selected by turning the SENSITIVITY knob. (SENS, 4 – 14)
		Overloads in the AC signal path, after the preamplifier but before the phase sensitive detector, are indicated by the red <i>OVLD</i> indicator in the sensitivity block.
2.3.1.3	Input filter	
		The input filter type is selected by pressing [Type]; selections cycle from <i>Band Pass, High Pass, Low Pass, Notch,</i> and <i>Flat.</i> (TYPF, 4–13)
		The filter Q-factor can be adjusted between 1 and 100 by pressing the Q-factor [Up] and [Down] buttons. (QFCT, $4 - 13$ )
		The tuning frequency of the filter is adjusted by turning the large $(INPUT FILTER)$ knob. This knob responds with velocity sensitivity, so turning the knob more quickly will span larger frequency ranges quickly. The frequency setting is displayed on the numeric display, with either <i>Hz</i> or <i>kHz</i> illuminated. (IFFR, 4 – 13)
		When operating the input filter as <i>Band Pass</i> or <i>Notch</i> type, and at high Q-factor, it is often necessary to trim the input filter performance. Pressing INPUT FILTER cycles the knob's focus between the main frequency tune, a (dimensionless) trim offset of the frequency ( <i>f trim</i> ), and a notch depth adjust ( <i>depth</i> ). When adjusting <i>f trim</i> or <i>depth</i> , the units annunciators ( <i>Hz</i> and <i>kHz</i> ) are both off. (IFTR, 4 – 13)
2.3.1.4	Reserve	
		The dynamic reserve setting of the SR2124 can be cycled between <i>High Res., Normal,</i> and <i>Low Noise</i> by successive presses of [Reserve]. (RMOD, $4 - 14$ )

The output of the entire AC signal chain, just prior to the phase sensitive detectors, can be monitored from the "Signal Monitor" BNC.

### 2.3.2 Output section

The next section of the instrument is "Output". See Figure 2.4 for detail.




Figure 2.4: The SR2124 front panel output section.

The panel meters show the output signals from the SR2124. These are the same signals as appear at the output BNCs. The meters show +100% deflection when the corresponding BNC output is +10 V, and -100% deflection when the BNC output is -10 V.

If any part of the signal path is overloaded, the master *OVLD* annunciator, at the upper center between the panel meters, is lit.

### 2.3.2.1 Time constant

The output filter time constant is set with the (Time Constant) knob. (OFLT, 4 – 15)

	The choice of one or two poles of output filter is toggled by pressing [Slope]. (OFSL, $4 - 15$ )
	Note that while the X Output and Y Output channels have separate output filters, the two filters are always configured identically with the same time constant and number of poles.
	If an output DC output signal is overloaded, the corresponding red <i>OVLD</i> indicator (just above and to the right of the output BNC) is lit.
2.3.2.2 Offset	
	The X Output and Y Output channels have independent offset functions. The output offset function is enabled and disabled by pressing the [On/Off] button within the corresponding Offset block. (OFEX & OFEY, $4-15$ )
	Pressing [Modify] within the either of the Offset blocks switches the focus of the REFERENCE block to the corresponding offset value; turning the REFERENCE knob will then adjust the offset between $-1000\%$ and $+1000\%$ of full scale. (OFSX & OFSY, $4-16$ )
	Pressing [Auto] button in the X Offset or Y Offset block starts the corresponding auto-offset cycle, which will adjust the OFFSET setting to null that channel's output signal. Note that the auto-offset cycle does not change the enabled/disabled state for OFFSET. Running auto-offset with offset disabled will set and report the offset parameter that would null the output if offset were enabled, but the output is unaffected. (AOFX & AOFY, $4-18$ )
2.3.2.3 Output	
	The functional mode of the SR2124 Y Output channel is controlled by the [Y Mode] button within the Y OUTPUT block. Pressing [Y Mode] toggles between <i>Lock-In</i> and <i>AC Volt</i> modes for the Y Output channel. (OMOD, $4 - 15$ )
	The output signals from the SR2124 are available on the BNC output connectors labelled X Out and Y Out. Full scale at the outputs is $\pm 10$ V.
2.3.3 Setup section	
	The next section of the instrument is "Setup". See Figure 2.5 for detail.






Figure 2.5: The SR2124 front panel setup.

### 2.3.3.1 Automatic functions

Five built-in automatic functions are available in the SR2124, two of which are controlled from this block.

Pressing [Phase] within AUTO starts an auto-phase cycle, which adjusts the oscillator phase to maximize the output signal. Auto-phase is disabled when output offset is enabled. (APHS, 4 - 17)

Pressing [Gain] starts an auto-gain cycle, which will increase the gain (decrease the sensitivity) step by step to maximize the output without causing a signal overload. (AGAN, 4 – 17)

Automatic offset nulling, for the X Output and/or Y Output channels, is controlled in the Output section. See section 2.3.2.2.

Automatic lock assist, for accelerating acquisition of an external frequency reference, is controlled in the Reference block. See section 2.3.4.2.

To cancel any auto operation, depress the corresponding button a second time while the operation is still in progress.



2.3.3.2	Setup	
		A total of nine (9) separate user configurations can be saved in the SR2124. Pressing [Save] shifts the focus to saving; the REFERENCE knob now scrolls between 0-8 to select one of the nine user slots. Pressing [Save] a second time saves the current instrument configuration into that slot; pressing any other key abandons the save request. (SSET, $4 - 16$ )
		The [Recall] key is used to restore a previously saved configura- tion. Press [Recall] once to bring up the recall focus, and then turn REFERENCE to select between user setting 0 through 8. An addi- tional configuration, the factory defaults, can be restored by turning REFERENCE to display "dEFLt". When the desired settings slot is displayed, press [Recall] again to restore those settings. Pressing any other key will abandon the recall request. (RSET, 4 – 17)
2.3.3.3	Interface	
		When the SR2124 is in <i>Remote</i> mode (remote control), pressing the [Local] button asserts the "Local" function and returns the instrument to local mode. (LOCL, $4 - 21$ )
2.3.3.4	Control inhibit	
		The SR2124 user interface controls can be inhibited by setting the control inhibit switch to the upper position. Note that this is a locking toggle switch, and must be gently pulled outwards while switching upwards or downwards.
		When in the upper position, the <i>INHIBITED</i> indicator is illuminated to alert the user that controls and remote commanding are all inhibited.
2.3.4 F	Reference section	
		The next section of the instrument is "Reference". See Figure 2.6 for detail.
		The numeric display for the Reference section can show the settings for phase, reference oscillator frequency, amplitude, DC bias, X or Y output offset, and also the save/recall slot. This selection is generally called the "focus" of the interface, and is indicated by one of the text annunciators at the bottom of the numeric display. For most of the parameters, turning the large REFERENCE knob allows that parameter to be adjusted.




Figure 2.6: The SR2124 front panel reference.

Pressing the <u>(REFERENCE)</u> knob inward toggles between *coarse* and *fine* scrolling speeds for adjusting parameters. Holding the knob in for approximately 2 seconds will cause the parameter to be nulled (other than frequency and amplitude, which do not allow zero settings).

Within the REFERENCE section, pressing [Phase] brings the reference phase shift into focus. (PHAS, 4 - 10)

Pressing [Freq] brings frequency into focus. When operating in *Internal* mode, frequency can be adjusted across the 2 decades range selected by the Range block. (FREQ, 4 - 10)

Pressing [Freq] when operating either in *Rear VCO* mode or one of the External modes causes the SR2124 to perform a frequency measurement on the actual reference oscillator frequency. That frequency is then displayed on the numeric display.

If the focus is already on *FREQ* when the instrument changes mode into either *Rear VCO* or External, the display will show "----"; pressing [Freq] again will cause a frequency measurement to be performed and displayed. Each successive press of [Freq] initiates a new measurement.



		Pressing [Ampl] brings the reference output amplitude into focus. Turning $(REFERENCE)$ adjusts the output amplitude (in Vrms). (SLVL, 4 – 11)
		Pressing the [DC Bias] button brings the display focus to <i>BIAS</i> . The bias setting can be adjusted by turning REFERENCE; however, the bias will not be added to the reference output unless it is enabled with the [Bias On/Off] button. (BIAS, $4 - 12$ )
2.3.4.1	Quadrant	
		Pressing the Quadrant [+90° Up] and [-90° Down] buttons adds or subtracts 90° from the current value of the reference phase shift. One of the four quadrant indicators is always illuminated to show which quadrant the current value of phase lies in. (QUAD, $4 - 10$ )
2.3.4.2	Ext. In	
		The Ext. In BNC input is used for locking the SR2124 to an external reference; this input is unused when in <i>Internal</i> or <i>Rear VCO</i> mode. The Ext. In circuit can be configured for either sine inputs or TTL inputs, as indicated by the <i>Sine</i> and <i>TTL</i> indicators. The user can toggle between sine and TTL mode by pressing the [Trig] button. (RSLP, $4-11$ )
		Pressing [Lock Assist] starts a measurement cycle for the Reference oscillator Ext. In, to speed the locking to a user's reference when operating in external mode. (ASST, $4 - 19$ )
2.3.4.3	Mode	
		The Mode [Up] and [Down] buttons select the reference oscillator mode. Possible selections are <i>Rear VCO</i> , <i>Internal</i> , <i>f External</i> , <i>2f External</i> , and <i>3f External</i> . (FMOD, $4 - 10$ )
2.3.4.4	Range	
		The Range [Up] and [Down] buttons select the reference oscillator frequency range. Ranges each span 2 decades, and overlap by one decade each. (FRNG, $4 - 11$ )
		Pressing the [On/Off] button in the DC Bias block toggles the bias on and off for the reference output signal. (BION, $4 - 12$ )
		Depending on the current value of the reference amplitude and bias, the bias might not be allowed to turn on. Full details of the interde- pendence of DC Bias and amplitude can be found in section 3.4.

### 2.3.4.5 Ref. Out

The Ref. Out BNC connector provides the refence output signal. The RMS amplitude of the signal is adjusted with the *AMPL* parameter. Pressing [Shape] toggles between sine output and square output. (FORM, 4 - 12)

Pressing the [Bias On/Off] button toggles the *DC Bias* on and off for the reference output signal. (BION, 4 - 12)

Depending on the current value of the reference amplitude and bias, the bias might not be allowed to turn on. Full details of the interdependence of DC Bias and amplitude can be found in section 3.4.





# 3 Performance Details

This chapter provides a detailed discussion of the operating characteristics and architecture of the SR2124.

# In This Chapter

3.1	Sensi	tivity and gain	3-2
	3.1.1	AC Gain	3-2
	3.1.2	Scale normalization	3-3
	3.1.3	DC gain	3 - 4
3.2		mic reserve and overloads	
3.3	Input	filter details	3-6
3.4	Atten	uators and DC bias constraints	3-9
3.5	Autor	matic functions	3-9
	3.5.1	Auto-phase	3-9
	3.5.2	Auto-gain	3-10
	3.5.3	Auto-offset	3-10
	3.5.4	Lock assist	3-10

# 3.1 Sensitivity and gain

While not necessary to operate the SR2124, many users will still find detailed information about gain allocation helpful for optimizing measurements.

# 3.1.1 AC Gain

Sensitivity		Pre-	Post-	Mixer	Sig. Mon.	Total	
High Res.	Normal	Low Noise	gain	gain	gain	gain	AC gain
		100 nV	500	100	10	$5 \times 10^{4}$	$5 \times 10^{5}$
		200 nV	500	50	10	$2.5 \times 10^4$	$2.5 \times 10^{5}$
		500 nV	500	20	10	$1.0  imes 10^4$	$1.0 \times 10^{5}$
	100 nV	$1 \mu V$	500	100	10	$5 \times 10^{4}$	$5 \times 10^{5}$
	200 nV	2 μV	500	50	10	$2.5 \times 10^4$	$2.5 \times 10^{5}$
	500 nV	5 µV	500	20	10	$1.0 \times 10^4$	$1.0 \times 10^{5}$
100 nV	$1 \mu V$	10 µV	500	10	10	$5 \times 10^{3}$	$5 \times 10^{4}$
200 nV	2 µV	$20\mu\mathrm{V}$	500	5	10	$2.5 \times 10^{3}$	$2.5 \times 10^4$
500 nV	5 µV	$50\mu\mathrm{V}$	500	2	10	$1 \times 10^{3}$	$1 \times 10^4$
$1\mu V$	$10\mu\mathrm{V}$	$100 \mu V$	500	1	10	$5 \times 10^{2}$	$5 \times 10^{3}$
$2\mu V$	$20\mu V$	$200\mu\text{V}$	500	0.5	10	$2.5 \times 10^{2}$	$2.5 \times 10^{3}$
$5\mu\mathrm{V}$	$50 \mu V$	$500 \mu V$	500	0.2	10	$1 \times 10^{2}$	$1 \times 10^{3}$
$10\mu\mathrm{V}$	$100 \mu V$	1 mV	500	1	1	$5 \times 10^{2}$	$5 \times 10^{2}$
$20 \mu V$	$200 \mu V$	2 mV	500	0.5	1	$2.5 \times 10^{2}$	$2.5 \times 10^{2}$
$50 \mu V$	$500 \mu V$	5 mV	500	0.2	1	$1 \times 10^{2}$	$1 \times 10^{2}$
$100 \mu V$	1 mV	10 mV	50	1	1	$5 \times 10^{1}$	$5 \times 10^{1}$
$200 \mu V$	2 mV	20 mV	50	0.5	1	$2.5 \times 10^1$	$2.5 \times 10^{1}$
$500 \mu V$	5 mV	50 mV	50	0.2	1	$1 \times 10^1$	$1 \times 10^{1}$
1 mV	10 mV	100 mV	5	1	1	5	5
2 mV	20 mV	200 mV	5	0.5	1	2.5	2.5
$5\mathrm{mV}$	50 mV	500 mV	5	0.2	1	1	1
10 mV	100 mV		5	1	1	5	5
20 mV	200 mV		5	0.5	1	2.5	2.5
50 mV	500 mV		5	0.2	1	1	1
100 mV			5	1	1	5	5
200 mV			5	0.5	1	2.5	2.5
500 mV			5	0.2	1	1	1

Table 3.1:	AC g	gain	allocation
------------	------	------	------------

Programmable gain stages are located throughout the SR2124, in both the AC and DC signal paths. While the actual gain elements

can be found in the detailed schematics, it is useful to group the gain stages into several blocks:

- Pre-gain : The AC gain preceding the tunable input filter.
- Post-gain : The AC gain following the tunable input filter.
- Mixer gain : The AC gain applied at the input to the phase sensitive detector.
  - DC gain : The DC gain applied following the mixer, and following the output low-pass filter.

The front panel "Signal Monitor" BNC (located in the Reserve block) provides a buffered copy of the signal after it is amplified by the Pre-gain and Post-gain. The total AC gain, for all sensitivities and reserve settings, is given in Table 3.1.

The nominal overall gain, AC and DC combined, can be calculated from the equation

Nominal Gain = 
$$\frac{10 \,\mathrm{V}}{V_{\mathrm{FS}}}$$
 (3.1)

where  $V_{\text{FS}}$  is the full-scale sensitivity, in volts. For example, if the sensitivity is set to  $200 \,\mu\text{V}$ , the nominal overall gain is  $(10 \,\text{V})/(200 \,\mu\text{V})=50,000$ .

#### 3.1.2 Scale normalization

The SR2124 is calibrated for RMS units, but the square wave demodulator actually measures an absolute value average. As a result, there can be confusion about the precise values of gain used in the instrument.

On a properly calibrated unit, the SR2124 will output exactly 10.00 V when the input is  $V_{FS}$ , a full-scale (RMS) **sine** wave, properly phased with the oscillator.

The input function V(t) for a full-scale sine wave is

$$V(t) = \sqrt{2}V_{\rm FS}\sin(2\pi ft + \phi)$$

When properly phased for maximum signal, the PSD multiplies by the square-wave function

$$PSD(t) = \begin{cases} +1 & : & 0 \le (2\pi ft + \phi) \mod 2\pi < \pi \\ -1 & : & \pi \le (2\pi ft + \phi) \mod 2\pi < 2\pi \end{cases}$$

The time-averaged value of the product V(t)×PSD(t) can be evaluated by integrating the first half-cycle of the input sine wave

$$\frac{1}{\pi} \int_0^{\pi} \sqrt{2} V_{\rm FS} \sin(\theta) d\theta = \frac{2\sqrt{2}}{\pi} V_{\rm FS}$$



The factor,  $2\sqrt{2}/\pi = 0.9003$ , would cause the SR2124 to read about 10% too low if the circuitry were tuned to provide a total gain as given by Equation (3.1). Instead, the actual total gain is set about 11% greater, to correct for this factor.

The correct formula for the actual overall gain is

Actual Gain = 
$$\frac{10 \text{ V}}{V_{\text{FS}}} \times \frac{\pi}{2\sqrt{2}}$$
 (3.2)

Continuing the example from above, for a sensitivity of  $200 \,\mu$ V, the actual overall gain, given by Equation (3.2), is 55,536.

A natural consequence of this calibration is that, when the input waveform is a **square** wave, the output reads approximately 11% greater than the actual RMS value of the (square wave) input.

### 3.1.3 DC gain

The DC gain is programmed by the SR2124 to make up the difference between the total AC gain and the required Overall Gain from Equation (3.2). Continuing the example above, with full-scale sensitivity of  $200 \,\mu$ V, we can see from Table 3.1 three possible AC gain configurations, based on the dynamic reserve setting. At *Low Noise*, the total AC gain is  $2.5 \times 10^3$ ; for *Normal* reserve, the total AC gain is 250; while at *High Res.*, we see the total AC gain is 25. Since in each case, the overall Actual Gain must be 55,536, we find the DC gain is:

Reserve	DC Gain
Low Noise	22.21
Normal	222.1
High Res.	2221

These three DC Gains are used for most of the sensitivity settings of the SR2124. The exceptions are at the extreme values of sensitivity, and are as follows:

- Low Noise : DC Gain is 222.1 for sensitivitys 100 nV, 200 nV, and 500 nV.
  - Normal: DC gain is 22.21 for sensitivities 100 mV, 200 mV, and 500 mV.
- High Res. : DC gain is 222.1 for sensitivities 10 mV, 20 mV, 50 mV; and DC gain is 22.21 for sensitivities 100 mV, 200 mV, and 500 mV.

#### 3.2 Dynamic reserve and overloads

The SR2124 provides significant flexibility to recover small signals in the presence of noise and other interference: besides overall sensitivity control, the input filter and dynamic reserve settings can both

	Maximum		
High Res.	Sensitivity Normal	Low Noise	input (RMS)
		100 nV	14.5 mV
		200 nV	14.5 mV
		500 nV	14.5 mV
	100 nV	$1 \mu V$	14.5 mV
	200 nV	$2 \mu V$	14.5 mV
	500 nV	$5 \mu V$	14.5 mV
100 nV	1 µV	10 µV	14.5 mV
200 nV	2 µV	$20 \mu V$	14.5 mV
500 nV	5 µV	$50 \mu V$	14.5 mV
$1\mu\text{V}$	10 µV	$100 \mu V$	14.5 mV
$2\mu V$	20 µV	$200 \mu V$	14.5 mV
$5\mu\mathrm{V}$	$50 \mu V$	$500 \mu V$	14.5 mV
$10\mu\mathrm{V}$	100 µV	1 mV	14.5 mV
$20\mu V$	200 μV	2 mV	14.5 mV
$50 \mu V$	$500 \mu V$	5 mV	14.5 mV
$100 \mu V$	1 mV	10 mV	145 mV
$200 \mu V$	2 mV	20 mV	145 mV
$500 \mu V$	5 mV	50 mV	145 mV
1 mV	10 mV	100 mV	1.28 V
2 mV	20 mV	200 mV	1.28 V
$5\mathrm{mV}$	50 mV	500 mV	1.28 V
10 mV	100 mV		1.28 V
20 mV	200 mV		1.28 V
50 mV	500 mV		1.28 V
100 mV			1.28 V
200 mV			1.28 V
500 mV			1.28 V

Table 3.2: Maximum input signals before Input Filter overload

be used to optimize out of band rejection. However, to recover the signal of interest, no stage in the signal path can be permitted to overload.

Table 3.2 gives the maximum sinewave input (in Vrms) that can be applied to the signal input without overloading the pre-gain signal chain, which preceeds the input filter. For signals passed by the input filter (all signals, when in *Flat* filter type), Table 3.3 gives the maximum sinewave inputs that can be applied to the signal input without overloading any part of the AC signal path including the PSD (mixer).



Table 5.5: Maximum input signals before FSD overload					
	Maximum				
High Res.	Normal Low Noise		input (RMS)		
		100 nV	$7\mu\mathrm{V}$		
		200 nV	$24\mu\mathrm{V}$		
		500 nV	63 µV		
	100 nV	$1 \mu V$	7 μV		
	200 nV	$2\mu V$	$24\mu\mathrm{V}$		
	500 nV	$5 \mu V$	63 µV		
100 nV	$1 \mu V$	$10\mu\mathrm{V}$	130 µV		
200 nV	2 µV	$20 \mu V$	$250\mu\mathrm{V}$		
500 nV	5 µV	$50 \mu V$	$650\mu\mathrm{V}$		
$1\mu V$	10 µV	$100 \mu V$	1.3 mV		
$2\mu V$	20 µV	$200 \mu V$	2.5 mV		
$5\mu\mathrm{V}$	$50 \mu V$	$500 \mu V$	6.5 mV		
$10\mu\mathrm{V}$	$100 \mu V$	1 mV	12.5 mV		
$20 \mu V$	$200 \mu V$	2 mV	14 mV		
$50 \mu V$	$500 \mu V$	5 mV	14 mV		
$100 \mu V$	1 mV	10 mV	129 mV		
$200 \mu V$	2 mV	20 mV	160 mV		
$500 \mu V$	5 mV	50 mV	160 mV		
1 mV	10 mV	100 mV	1.25 V		
2 mV	20 mV	200 mV	1.25 V		
5 mV	50 mV	500 mV	1.25 V		
10 mV	100 mV		1.25 V		
20 mV	200 mV		1.25 V		
50 mV	500 mV		1.25 V		
100 mV			1.25 V		
200 mV			1.25 V		
500 mV			1.25 V		

Table 3.3:	Maximum	input	signals	before	PSD	overload
1ubic 0.0.	maximum	mput	Signaio	Derore	100	overioud

### 3.3 Input filter details

The input filter is constructed as a state-variable filter with usersettable cutoff frequency  $f_0$  and Q-factor. In the SR2124, the peak gain of the input filter is calibrated to be unity. The nominal transfer functions are shown in the following figures.

Of particular note is that the pass-band portion of the low pass and high pass filters have a gain of 1/Q far from the resonance. For most applications requiring low pass or high pass input filtering, it is effective to leave Q=1.




Figure 3.1: The SR2124 band pass input filter gain




Figure 3.2: The SR2124 high pass input filter gain




Figure 3.3: The SR2124 low pass input filter gain




Figure 3.4: The SR2124 notch input filter gain



## 3.4 Attenuators and DC bias constraints

The SR2124 Reference Output includes several resistive output attenuators to provide low excitations for sensitive experiments. The architecture imposes constraints on the magnitude of DC bias available, depending on the current reference amplitude setting. This constraint is because the DC bias signal is passed through the same resistive attenuator network as the AC reference signal.

Table 3.4 shows the four attenuator ranges, set by the reference output amplitude. Note that any time one of the attenuators is switched in or out (when the amplitude is commanded across one of the bounderies listed in the table), the actual output waveform is zeroed for approximately 20 ms. Also note that, for large values of DC bias and amplitude, the actual output voltage will saturate outside of the range  $\pm 14.5$  V DC.

AC Amplitude	DC Bias	DC Bias	
(RMS)	Range	Resolution	
10 mV – 10 V	±10 V	1 mV	
$100 \mu V - 9.99 m V$	±100 mV	$10\mu\mathrm{V}$	
$1\mu V - 99.9\mu V$	±1 mV	100 nV	
100 nV – 990 nV	$\pm 100 \mu V$	10 nV	

Table 3.4: Available DC Bias values by Amplitude setting

### 3.5 Automatic functions

The various automatic functions of the SR2124 all involve the instrument performing some internal measurement and then adjusting a parameter as a result. This section discusses the constraints and required time for the functions.

### 3.5.1 Auto-phase

The automatic phase cycle will adjust the phase setting of the SR2124 to maximize the detected signal in Lock-in mode. The auto-phase process internally measures the X Output and Y Output voltages, and calculates the four-quadrant arctangent of Y/X. This gives the nominal phase shift required to maximize the X Output signal while zeroing the Y Output.

The PHAS setting is programmed with this result. The X Output and Y Output then respond with the output time constant settling time to their new values.

SRS

3.5.2	Auto-gain	
		The automatic gain cycle adjusts the sensitivity setting of the SR2124 to maximize the output signal without causing an overload.
		If the instrument is not in an overload state when auto-gain is started, then the unit will begin decreasing the sensitivity (increasing the gain), one step at a time, until an overload is detected. At each setting, the SR2124 pauses for 5 output Time Constants, or 500 ms (whichever is longer), for settling.
		If no overload is ever detected, the instrument stops at 100 nV sen- sitivity. If an overload is detected, the sensitivity is increased one setting back to the point overload was not firing.
		If the SR2124 was already in Overload when auto-gain is started, then the sensitivity is increased (gain decreased), one step at a time, until the overload is cleared. The same delay of the longer of 5 time constants or 500 ms is used at each setting.
3.5.3	Auto-offset	
		The automatic offset cycle (for either X Output or Y Output) measures the current output voltage, and adjusts the output offset setting to attempt to null the current output. Since the measurement and offset driver both occur after the output filter time constant is applied, this function always executes promptly. Note that for proper results, the SR2124 output should be stable before starting an auto-offset cycle.
		Note that X Output auto-offset and Y Output auto-offset cannot be executed simultaneously; the operations must be performed sequentially.
3.5.4	Lock assist	
		The lock assist function is only used in external mode and can speed the PLL acquisition of a user's reference signal.
		The lock assist first begins a frequency measurement of the Ext. In signal to determine the user input frequency. This step requres the greater of 2 s or 2 periods of the input signal.
		The SR2124 then determines if the frequency is in-range for the current setting of the reference Range (accounting for $2 \times f$ or $3 \times f$ operation, if necessary).
		If the frequency is valid for the current range, then the reference oscillator is temporarily halted, and the PLL tuning filter is "pre- charged" to the correct voltage for the desired frequency.

The final step in the process is to arm a comparator that waits for the next positive zero-crossing of the external frequency reference. When that comparator fires, the VCO oscillator is un-haulted, and the oscillation begins (approximately) in-phase with the external reference.



# 4 Remote Operation

This chapter describes operating the SR2124 over the remote interfaces.

# In This Chapter

4.1	Index	Index of commands 4–		
4.2	Alpha	abetic list of commands 4-		
4.3	Introd	luction	4 - 7	
	4.3.1	Interface configuration	4 - 7	
	4.3.2	Buffers		
	4.3.3	Remote / local	4 - 7	
4.4	Comm	nands		
	4.4.1	Command syntax	4 - 8	
	4.4.2	Notation	4-9	
	4.4.3	Examples		
	4.4.4	Reference and phase commands		
	4.4.5	Input commands		
	4.4.6	Filter commands	4 - 13	
	4.4.7	Gain and time constant commands	4 - 14	
	4.4.8	Output commands	4 - 15	
	4.4.9	Setup commands	4 - 16	
	4.4.10	Auto commands		
	4.4.11	Data transfer commands	4 - 19	
	4.4.12	Interface commands	4 - 20	
	4.4.13	Status commands	4-23	
4.5	Status	model	4-26	
	4.5.1	Status byte (SB)	4 - 27	
	4.5.2	Service request enable (SRE)		
	4.5.3	Standard event status (ESR)	4 - 27	

### 4.1 Index of commands

Symbol	Definition	
f, g	Floating-point value	
i, j	Unsigned integer	
Ζ	Literal token	
(?) var {var} [var]	Required for queries; illegal for set commands Parameter always required Required parameter for set commands; illegal for queries	
[var]	Optional parameter for both set and query forms	

#### Reference and phase PHAS(?) {*f*} 4 – 10 Reference phase $QUAD(?) \{z\}$ 4 – 10 Phase quadrant 4 – 10 Reference mode FMOD(?) {*z*} FREQ(?) {*f*} 4 – 10 Reference oscillator frequency SLVL(?) {*g*} 4 – 11 Reference output amplitude $RSLP(?) \{z\}$ 4 – 11 Reference slope shape $FRNG(?) \{z\}$ 4 – 11 Reference oscillator range 4 – 12 Reference DC bias enable $BION(?) \{z\}$ BIAS(?) {*g*} 4 – 12 Reference DC bias magnitude FORM(?) {*z*} 4 – 12 Reference output waveform Input $ISRC(?) \{z\}$ 4 – 12 Input source $IGND(?) \{z\}$ 4 – 13 Input shield grounding $ICPL(?) \{z\}$ 4 – 13 Input coupling Filter TYPF(?) {*z*} 4 – 13 Input filter type $QFCT(?) \{z\}$ 4 – 13 Input filter Q-factor $IFFR(?) \{f\}$ 4 – 13 Input filter frequency 4 – 13 Input filter frequency trim IFTR(?) {*g*} NCHD(?) $\{g\}$ 4 – 14 Input filter notch depth trim Gain and time constant $SENS(?) \{z\}$ 4 – 14 Input sensitivity $RMOD(?) \{z\}$ 4–14 Reserve mode OFLT(?) $\{z\}$ 4 – 15 Output filter time constant OFSL(?) $\{z\}$ 4 – 15 Output filter slope Output $OMOD(?) \{z\}$ 4–15 Output mode

OFEX(?) { <i>z</i> } OFEY(?) { <i>z</i> } OFSX(?) { <i>g</i> } OFSY(?) { <i>g</i> } <b>Setup</b>	<ul> <li>4 – 15 X Output offset enable</li> <li>4 – 15 Y Output offset enable</li> <li>4 – 16 X Output offset magnitude</li> <li>4 – 16 Y Output offset magnitude</li> </ul>
KCLK(?) { <i>z</i> }	4–16 Key clicks
ALRM(?) { <i>z</i> }	4–16 Audible alarms
SSET(?) { <i>z</i> }	4 – 16 Save user settings
RSET(?) { <i>z</i> }	4 – 17 Recall user settings
Auto	
AGAN(?) [ <i>z</i> ]	4–17 Auto gain
APHS(?) { <i>z</i> }	4–17 Auto phase
AOFX(?) { <i>z</i> }	4 – 18 X Output Auto offset
AOFY(?) { <i>z</i> }	4 – 18 Y Output Auto offset
AREF(?) { <i>z</i> }	4 – 18 Measure reference frequency
ASST(?) { <i>z</i> }	4 – 19 External lock-assist
Data transfer	
OUTX?	4–19 X Output
OUTY?	4–19 Y Output
ORIX?	4 – 19 X Output RTI
ORIY?	4 – 19 Y Output RTI
MAGI?	4 – 20 Signal magnitude RTI
ATAN?	4–20 Signal phase
Interface	
*IDN?	4–20 Identify
TOKN(?) { <i>z</i> }	4 – 20 Token Mode
*OPC(?)	4 – 21 Operation complete
LOCL(?) { <i>z</i> }	4–21 Local lockout
*RST	4–22 Reset
Status	
LOCK?	4 – 23 Lock status
OVLD?	4–23 Overload
*STB? [ <i>i</i> ]	4 – 23 Status byte
*SRE(?) [ <i>i</i> ,] { <i>j</i> }	4 – 24 Service request enable
*ESR? [ <i>i</i> ]	4 – 24 Standard event status
*ESE(?) [ <i>i</i> ,] { <i>j</i> }	4-24 Standard event status enable
*CLS	4 – 24 Clear status
LEXE?	4 – 24 Last execution error
LCME?	4 – 25 Last command error



# 4.2 Alphabetic list of commands

*	
*CLS *ESE(?) [ <i>i</i> ,] { <i>j</i> } *ESR? [ <i>i</i> ] *IDN? *OPC(?) *RST *SRE(?) [ <i>i</i> ,] { <i>j</i> }	<ul> <li>4 - 24 Clear status</li> <li>4 - 24 Standard event status enable</li> <li>4 - 24 Standard event status</li> <li>4 - 20 Identify</li> <li>4 - 21 Operation complete</li> <li>4 - 22 Reset</li> <li>4 - 24 Service request enable</li> </ul>
*STB? [ <i>i</i> ]	4 - 23 Status byte
Α	
AGAN(?) [z] ALRM(?) {z} AOFX(?) {z} AOFY(?) {z} APHS(?) {z} AREF(?) {z} ASST(?) {z} ATAN?	<ul> <li>4 - 17 Auto gain</li> <li>4 - 16 Audible alarms</li> <li>4 - 18 X Output Auto offset</li> <li>4 - 18 Y Output Auto offset</li> <li>4 - 17 Auto phase</li> <li>4 - 18 Measure reference frequency</li> <li>4 - 19 External lock-assist</li> <li>4 - 20 Signal phase</li> </ul>
<b>B</b> BIAS(?) { <i>g</i> } BION(?) { <i>z</i> }	4 – 12 Reference DC bias magnitude 4 – 12 Reference DC bias enable
F	
FMOD(?) { <i>z</i> } FORM(?) { <i>z</i> } FREQ(?) { <i>f</i> } FRNG(?) { <i>z</i> }	<ul> <li>4 – 10 Reference mode</li> <li>4 – 12 Reference output waveform</li> <li>4 – 10 Reference oscillator frequency</li> <li>4 – 11 Reference oscillator range</li> </ul>
I	
ICPL(?) { <i>z</i> } IFFR(?) { <i>f</i> } IFTR(?) { <i>g</i> } IGND(?) { <i>z</i> } ISRC(?) { <i>z</i> }	<ul> <li>4 – 13 Input coupling</li> <li>4 – 13 Input filter frequency</li> <li>4 – 13 Input filter frequency trim</li> <li>4 – 13 Input shield grounding</li> <li>4 – 12 Input source</li> </ul>
К	



L	
LCME?	4 – 25 Last command error
LEXE?	4 – 24 Last execution error
LOCK?	4–23 Lock status
LOCL(?) { <i>z</i> }	4 – 21 Local lockout
Μ	
MAGI?	4 – 20 Signal magnitude RTI
N	
NCHD(?) {g}	4 – 14 Input filter notch depth trim
0	
OFEX(?) { <i>z</i> }	4 – 15 X Output offset enable
OFEY(?) { <i>z</i> }	4 – 15 Y Output offset enable
$OFLT(?) \{z\}$	4 – 15 Output filter time constant
OFSL(?) {z}	4 – 15 Output filter slope
OFSX(?) {g}	4 – 16 X Output offset magnitude
OFSY(?) {g}	4 – 16 Y Output offset magnitude
OMOD(?) { <i>z</i> }	4 – 15 Output mode
ORIX?	4 – 19 X Output RTI
ORIY?	4 – 19 Y Output RTI
OUTX?	4 – 19 X Output
OUTY?	4 – 19 Y Output
OVLD?	4–23 Overload
Ρ	
PHAS(?) { <i>f</i> }	4 – 10 Reference phase
Q	
QFCT(?) { <i>z</i> }	4 – 13 Input filter Q-factor
QUAD(?) $\{z\}$	4 - 10 Phase quadrant
	1
R	
RMOD(?) { <i>z</i> }	4 – 14 Reserve mode
RSET(?) { <i>z</i> }	4 - 17 Recall user settings
RSLP(?) { <i>z</i> }	4 – 11 Reference slope shape
S	
SENS(?) { <i>z</i> }	4–14 Input sensitivity
SLVL(?) {g}	4 – 11 Reference output amplitude
SSET(?) { <i>z</i> }	4 - 16 Save user settings
( - ) (-)	



Т
TOKN(?) $\{z\}$
TYPF(?) { <i>z</i> }

4 – 20 Token Mode 4 – 13 Input filter type

### 4.3 Introduction

Remote operation of the SR2124 is through a simple command language documented in this chapter. Both set and query forms of most commands are supported, allowing the user complete control of the lock-in from a remote computer through RS-232, or through the optical fiber and the SX199 interface to GPIB, RS-232, or ethernet interfaces.

Where applicable, the corresponding front-panel interface to each command is also indicated. Most instrument settings are retained in non-volatile memory. Upon power-on, these settings are restored to their values before the power was turned off. Where appropriate, the default value for parameters is listed in **boldface** in the command descriptions.

Note that remote commanding does not function when the "Control Inhibit" toggle switch is in the upper position.

### 4.3.1 Interface configuration

Both RS-232 and optical fiber interfaces are fixed configuration, 9600 baud, 8-bit, with no parity or flow control.

### 4.3.2 Buffers

The SR2124 stores incoming bytes from the remote interfaces in separate 128-byte input buffers. Characters accumulate in the input buffer until a command terminator ( $\langle CR \rangle$  or  $\langle LF \rangle$ ) is received, at which point the message is parsed and enqueued for execution. Query responses from the SR2124 are buffered in interface-specific 256-byte output queues. Queries are returned to the interface from which they were received (RS-232 or optical).

If an input buffer overflows, then all data in the input buffer are discarded, and an error is recorded in the ESR status register.

### 4.3.3 Remote / local

Any time the SR2124 receives a remote command terminator ( $\langle CR \rangle$  or  $\langle LF \rangle$ ), the instrument transitions into the "Remote" state. When in Remote (indicated by the *REM* annunciator in the Reference display block), no keypad input or knob adjustment is allowed. To return to front panel operation, press the [Recall] button (which also functions as the "local" key).

Alternatively, the SR2124 can be returned to Local mode by sending the LOCL LOCAL command.



# 4.4 Commands

This section provides syntax and operational descriptions for remote commands.

### 4.4.1 Command syntax

The four letter mnemonic (shown in CAPS) in each command sequence specifies the command. The rest of the sequence consists of parameters.

Commands may take either *set* or *query* form, depending on whether the "?" character follows the mnemonic. *Set only* commands are listed without the "?", *query only* commands show the "?" after the mnemonic, and *optionally query* commands are marked with a "(?)".

Parameters shown in { } and [ ] are not always required. Parameters in { } are required to set a value, and should be omitted for queries. Parameters in [ ] are optional in both set and query commands. Parameters listed without surrounding characters are always required.

Do *not* send () or {} or [] as part of the command.

Multiple parameters are separated by commas. Multiple commands may be sent on one command line by separating them with semicolons (;) so long as the input buffer does not overflow. Commands are terminated by either  $\langle CR \rangle$  or  $\langle LF \rangle$  characters. Null commands and whitespaces are ignored. Execution of the command does not begin until the command terminator is received.

tokens *Token* parameters (generically shown as *z* in the command descriptions) can be specified either as a keyword or as an integer value. Command descriptions list the valid keyword options, with each keyword followed by its corresponding integer value. For example, to set the reference mode to internal, the following two commands are equivalent:

FMOD INTERNAL -or- FMOD 1

For queries that return token values, the return format (keyword or integer) is specified with the TOKN command.

### 4.4.2 Notation

The following table summarizes the notation used in the command descriptions:

Symbol	Definition
f, g	Floating-point value
i, j	Unsigned integer
Ζ	Literal token
(?) var {var} [var]	Required for queries; illegal for set commands Parameter always required Required parameter for set commands; illegal for queries Optional parameter for both set and query forms

### 4.4.3 Examples

Each command is provided with a simple example illustrating its usage. In these examples, all data sent by the host computer to the SR2124 are set as straight teletype font, while responses received by the host computer from the SR2124 are set as *slanted* teletype font.

The usage examples vary with respect to set/query, optional parameters, and token formats. These examples are not exhaustive, and are intended to provide a convenient starting point for user programming.



PHAS(?) { <i>f</i> }		Reference phase	
		Set (query) the reference phase shift {to $f$ }, in degrees. Phase must be in the range $0 \le f < 360$ . The default value is PHAS <b>0.00</b> . PHAS 30.25	
	Example:		
QUAD(?) {z}		Phase quadrant	
		Set (query) the phase quadrant {to quadrant <i>z</i> =( <b>I</b> 1, II 2, III 3, IV 4)}. Note that quadrants tokens are Roman numerals.	
		The quadrants are defined so that QUAD I corresponding to $0^{\circ} \le \phi < 90^{\circ}$ , QUAD II to $90^{\circ} \le \phi < 180^{\circ}$ , and so on.	
		Commanding a new value of QUAD adds or subtracts multiples of 90° to the current PHAS setting to bring the phase into the commanded quadrant.	
	Example:	PHAS 105.25 QUAD? 2	
FMOD(?) { <i>z</i> }		Reference mode	
		Set (query) the reference mode {to z=(EXT1F 0, INTERNAL 1, EXT2F 2, EXT3F 3, RVC0 4)}.	
	Example:	FMOD INTERNAL	
FREQ(?) { <i>f</i> }		Reference oscillator frequency	
		Set (query) the reference oscillator frequency {to <i>f</i> }, in hertz. The default value is FREQ <b>1000.00</b> .	
		The set form of the command is only allowed when the oscillator mode is FMOD INTERNAL. The parameter <i>f</i> must be in the range defined by by the FRNG command. Queries while in FMOD INTERNAL mode return the commanded oscillator frequency.	
		Queries in either external or rear-VCO modes return the most re- cently measured value of the oscillator frequency. Note that the FREQ? query itself does not initiate a new measurement of the oscil- lator frequency. That action is performed with the AREF command.	
	Example:	FREQ? 137.036000000	

## 4.4.4 Reference and phase commands

SLVL(?) { <i>g</i> }		Reference output amplitude
		Set (query) the reference oscillator output amplitude {to $g$ }, in volts RMS. The default value is SLVL <b>0.100</b> .
		Allowed values for SLVL may be restricted if the DC Bias is enabled. See section 3.4 for details.
	Example:	SLVL 1.5E-6
RSLP(?) {z}		Reference slope shape
		Set (query) the external reference input slope mode {to $z = (SINE 0, TTL 1)$ }.
		RSLP is used to configure the external reference input trigger circuit. When set to RSLP SINE, the Ext. In BNC input is AC-coupled to a discriminator circuit armed to trigger on positive-going zero crossings. When set to RSLP TTL, the Ext. In connection is DC-coupled, and the discriminator looks for positive-going transitions crossing a +1 V threshold, compatible with TTL and CMOS logic.
	Example:	RSLP SINE
FRNG(?) { <i>z</i> }		Reference oscillator range
		Set (query) the reference oscillator range {to <i>z</i> =(FRNG_P2 0, FRNG_2 1, FRNG_20 2, FRNG_200 3, FRNG_2K 4)}.
		In all modes, the oscillator range FRNG must first be set to the correct span for the desired <i>oscillator</i> frequency. If operating in one of the harmonic modes (FMOD EXT2F or EXT3F), the FRNG setting must span the harmonic frequency, which may not necessarily include the (lower) external input frequency. For example, if operating in second harmonic mode (FMOD EXT3F) and the external input is 1.5 kHz, the oscillator will lock to 4.5 kHz and the range must be set to FRNG FRNG_200 or FRNG FRNG_2K; it will <i>not</i> lock if set to FRNG FRNG_20.
		Each range spans 2 decades, and overlaps its adjacent ranges by one decade each:
		z Value         Frequency Range (Hz)           FRNG_P2 0         0.2 - 21           FRNG_2 1         2 - 210           FRNG_20 2         20 - 2.1 k           FRNG_200 3         200 - 21 k           FRNG_2K 4         2 k - 210 k
	Example:	FRNG 3.



ISRC(?) { <i>z</i> }		Input source
4.4.5 Input co	mmands	
	Example:	FORM SINE
		Set (query) the reference output waveform {to <i>z</i> =(SQUARE 0, SINE 1)}.
FORM(?) { <i>z</i> }		Reference output waveform
	Example:	BIAS? 0.001250000
		Allowed values for BIAS may be restricted based on the value of SLVL. See section 3.4 for details.
		Set (query) the bias magnitude {to $g$ }, in volts. The default value is BIAS <b>0.00</b> .
BIAS(?) {g}		Reference DC bias magnitude
	Example:	BION 1
		Turning the bias on enables DC biasing of the reference output signal.
		Set (query) the reference output DC bias {to $z=(OFF \ 0, ON \ 1)$ }.
BION(?) { <i>z</i> }		Reference DC bias enable

Set (query) the input source configuration {to *z*=(**A 0**, AMINUSB 1, CUR1E6 2, CUR1E8 3)}. The first two settings (ISRC A and ISRC AMINUSB) select the voltage input preamp, configured for single-ended A input, or differential AMINUSB input.

The last two settings (ISRC CUR1E6 and ISRC CUR1E8) select the current (transimpedance) amplifier. The current amplifier has a selectable gain of either  $1 \text{ M}\Omega$  ( $10^6 \text{ V/A}$ ) or  $100 \text{ M}\Omega$  ( $10^8 \text{ V/A}$ ). In either current configuration, the transimpedance gain is *in addition to* the overall voltage gain set by the SENS command.

For example, if ISRC CUR1E8 and SENS S50MV, then the overall sensitivity corresponding to a full-scale (10 V) output is

$$50 \,\mathrm{mV} \times \frac{1}{10^8 \,\mathrm{V/A}} = 500 \,\mathrm{pA}.$$

Example: ISRC?

IGND(?) {z}		Input shield grounding
		Set (query) the input shield grounding {to $z = (FLOAT 0, GROUND 1)$ }.
	Example:	IGND 1
ICPL(?) {z}		Input coupling
		Set (query) the input source coupling {to $z = (AC \ 0, DC \ 1)$ }.
	Example:	ICPL 1
4.4.6 Filter c	ommands	
TYPF(?) { <i>z</i> }		Input filter type
		Set (query) the input filter configuration {to <i>z</i> =(BANDPASS 0, HIGHPASS 1, LOWPASS 2, NOTCH 3, <b>FLAT 4</b> )}.
	Example:	TYPF FLAT
QFCT(?) { <i>z</i> }		Input filter Q-factor
		Set (query) the input filter Q-factor {to <i>z</i> =( <b>Q1 0</b> , Q2 1, Q5 2, Q10 3, Q20 4, Q50 5, Q100 6)}.
	Example:	QFCT Q5 QFCT? 2
IFFR(?) { <i>f</i> }		Input filter frequency
		Set (query) the input filter frequency {to <i>f</i> }, in Hz. The default value is IFFR <b>1000.00</b> .
		The allowed range is 2.0 to 110000.0 ( $2 \text{ Hz} \le f \le 110 \text{ kHz}$ ).
	Example:	IFFR 1000
IFTR(?) {g}		Input filter frequency trim
		Set (query) the input filter frequency trim value {to $g$ }. The default value is IFTR <b>0.0</b> .
		The parameter $g$ can range from $-999 \le g \le +999$ , in dimensionless units.
	Example:	IFTR -128



NCHD(?) { <i>g</i> }	Input filter notch depth trim		
	Set (query) the input filter notch depth trim value {to $g$ }. The default value is NCHD <b>0.0</b> .		
	The parameter $g$ can range from $-999 \le g \le +999$ , in dimensionless units.		
Example	e: NCHD? 125.00000000		
4.4.7 Gain and time co	nstant commands		

SENS(?) { <i>z</i> }		Input sensitivity Set (query) the full-scale input sensitivity setting {to <i>z</i> }. Allowable values are:					
		z Value	Full-scale sensitivity	z Value	Full-scale sensitivity		
		S100NV 0	100 nV	S500UV 11	$500\mu\text{V}$		
		S200NV 1	200 nV	S1MV 12	1 mV		
		S500NV 2	500 nV	S2MV 13	2 mV		
		S1UV 3	$1 \mu V$	S5MV 14	5 mV		
		S2UV 4	2 µV	S10MV 15	10 mV		
		S5UV 5	$5 \mu V$	S20MV 16	20 mV		
		S10UV 6	$10\mu V$	S50MV 17	50 mV		
		S20UV 7	$20 \mu V$	S100MV 18	100 mV		
		S50UV 8	$50\mu\mathrm{V}$	S200MV 19	200 mV		
		S100UV 9 S200UV 10	100 μV 200 μV	S500MV 20	500 mV		
		See ISRC command discription for a discussion of sensitivity when configured for current inputs.					
	Example:	SENS? S100UV					
RMOD(?) { <i>z</i> }		Reserve mode Set (query) the input sensitivity setting {to <i>z</i> =(HIGH 0, NORMAL 1, LOWNOISE 2)}. 2: RMOD 1					
	Example:						

OFLT(?) { <i>z</i> }		Output filter time constant		
		Set (query) the output filter time constant setting {to <i>z</i> }. Allowable values are:		
		z Value	Full-scale sensitivity	
		TCMIN Ø	< 500 µs	
		TC1MS 1	1 ms	
		TC3MS 2	3 ms	
		TC10MS 3	10 ms	
		TC30MS 4	30 ms	
		TC100MS 5	100 ms	
		TC300MS 6	300 ms	
		TC1S 7	1s	
		TC3S 8	3s	
		TC10S 9	10 s	
		TC30S 10	30 s	
		TC100S 11	100 s	
		TC300S 12	300 s	
	Example:	OFLT 7		
OFSL(?) {z}		Output filte	r slope	
		Set (query) SLOPE12DB	the output filter slope (rolloff) {to $z=(SLOPE6DB 0, 1)$ }.	
Example:		OFSL SLOPE12DB		
4.4.8 Output	commands			
OMOD(?) {z}		Output mod	le	
		Set (query) t	the output mode {to $z = ($ <b>LOCKIN 0</b> , ACVOLT 1)}.	
	Example:	OMOD? <i>LOCKIN</i>		
OFEX(?) { <i>z</i> }		X Output of	fset enable	
		Set (query) t	the X Output offset mode {to $z = (OFF 0, 0N 1)$ }.	
	Example:	OFEX 1		
OFEY(?) { <i>z</i> }		Y Output of	fset enable	
		Set (query) t	the Y Output offset mode {to $z = (OFF 0, ON 1)$ }.	
Example: OFEY 1				



OFSX(?) {g}		X Output offset magnitude	
		Set (query) the X Output offset magnitude {to <i>g</i> }, in percent full scale. The default value is OFST <b>0.00</b> .	
		The allowed range for $g$ is $-1000 \le g \le +1000$ ( $\pm 10 \times$ full-scale).	
	Example:	OFSX 300.253	
OFSY(?) {g}		Y Output offset magnitude	
		Set (query) the Y Output offset magnitude {to $g$ }, in percent full scale. The default value is OFST <b>0.00</b> .	
		The allowed range for $g$ is $-1000 \le g \le +1000 (\pm 10 \times \text{ full-scale})$ .	
	Example:	OFSY 123.456	

## 4.4.9 Setup commands

KCLK(?) { <i>z</i> }	Key clicks
	Set (query) audible key clicks {to $z = (\text{OFF } 0, \text{ ON } 1)$ }.
	Note there is no corresponding front-panel method to access this command; it is exclusive to the remote interface.
ALRM(?) {z}	Audible alarms
	Set (query) audible alarms {to $z=(OFF 0, ON 1)$ }.
	Note that all sounds that are not "key clicks" are considered "alarms" for the purpose of the ALRM command. There is no corresponding front-panel methdo to access this command; it is exclusive to the remote interface.
SSET(?) { <i>z</i> }	Save user settings
	Save (query) the user settings {to non-volatile block $z=(USER0 \ 0, USER1 \ 1,, USER8 \ 8)$ }.
	The set version of SSET saves user settings to parameter block $z$ . The query version SSET? returns the most block name or number $z$ most recently saved into.

RSET(?) {z}	Recall user settings			
	Retrieve (query) the user settings {to non-volatile block $z=(USER0 \ 0, USER1 \ 1,, USER8 \ 8, DEFAULT \ 9)$ }.			
	The set version of <b>RSET</b> retreives user settings from non-volatile block <i>z</i> and reconfigures the SR2124 to those settings. The query form simply returns the name/number of the most-recently retreived memory block.			
	Note that RSET DEFAULT is equivalent to *RST.			
4.4.10 Auto commands				
	The following commands all cause the SR2124 to perform a series of intermal measurements and adjustments. See section 3.5 for a discussion of how much time these functions may require.			
AGAN(?) [z]	Auto gain			
	Set (query) the auto gain function {to $z = (OFF \ 0, 0N \ 1)$ }. Setting AGAN with no parameter will initiate an auto gain cycle, and is equivalent to AGAN 1.			
	The set version of AGAN can initiate an auto gain cycle by com- manding AGAN to 0N (1). If a currently-executing auto gain must be cancelled in-progress, send the command AGAN 0FF.			
	Quering AGAN will respond with one of the following 5 token values:			
	z value Definition			
	OFF 0Auto gain not runningON 1Auto gain adjust in progressNOTREADY 2Not currently possible to startSUCCESS 3Auto gain cycle concluded successfullyFAILED 4Auto gain cycle failed			
APHS(?) {z}	Auto phase			
	Set (query) the auto phase function {to $z=(OFF \ 0, \ 0N \ 1)$ }. Setting APHS with no parameter will initiate an auto phase cycle, and is equivalent to APHS 1.			
	The set version of APHS can initiate an auto phase cycle by commanding APHS to ON (1). Auto phase cannot be started when the Y Output channel is in <i>AC Volt</i> mode.			
	Quering APHS will respond with one of the same 5 tokens as de- scribed above, for AGAN.			



AOFX(?) { <i>z</i> }		X Output Auto offset
		Set (query) the X Output auto offset function {to $z=(OFF 0, ON 1)$ }. Setting AOFX with no parameter will initiate an auto offset cycle, and is equivalent to AOFX 1.
		The set version of AOFX can initiate an auto offset cycle by com- manding AOFX to 0N (1). If a currently-executing auto offset must be cancelled in-progress, send the command AOFX 0FF.
		The AOFX command can be executed independent of the OFEX state (whether the offset is enabled or not). The command AOFX 1 measures the current value of the X Output, and adjusts the OFSX parameter to best null the output voltage.
		Quering AOFX will respond with one of the same 5 tokens as de- scribed above, for AGAN.
	Example:	AOFX 1
AOFY(?) { <i>z</i> }		Y Output Auto offset
		Set (query) the Y Output auto offset function {to $z=(OFF 0, ON 1)$ }. Setting AOFY with no parameter will initiate an auto offset cycle, and is equivalent to AOFY 1.
		The set version of AOFY can initiate an auto offset cycle by com- manding AOFY to 0N (1). If a currently-executing auto offset must be cancelled in-progress, send the command AOFY 0FF.
		The AOFY command can be executed independent of the OFEY state (whether the offset is enabled or not). The command AOFY 1 measures the current value of the Y Output, and adjusts the OFSY parameter to best null the output voltage.
		Quering AOFY will respond with one of the same 5 tokens as de- scribed above, for AGAN.
	Example:	AOFY 1
AREF(?) { <i>z</i> }		Measure reference frequency
		Set (query) the "measure the reference oscillator frequency" function $\{\text{to } z=(\text{OFF } 0, 0N \ 1)\}$ . Setting AREF with no parameter will initiate a reference frequency measurement cycle, and is equivalent to AREF 1.
		The set version of AREF can initiate an auto measurement cycle by commanding AREF to ON (1). If a currently-executing auto offset must be cancelled in-progress, send the command AREF OFF.

	Quering AREF will respond with one of the same 5 tokens as de- scribed above, for AGAN.
ASST(?) { <i>z</i> }	External lock-assist
	Set (query) the reference oscillator lock-assist function {to $z=(OFF \ 0, ON \ 1)$ }. Setting ASST with no parameter will initiate an auto lock-assist cycle, and is equivalent to ASST 1.
	The set version of ASST can initiate a lock-assist cycle by command- ing ASST to 0N (1). If a currently-executing auto lock-assist must be cancelled in-progress, send the command ASST 0FF.
	Quering ASST will respond with one of the same 5 tokens as de- scribed above, for AGAN.
4.4.11 Data trans	fer commands
OUTX?	X Output
	Query the X Output value, in volts. The range of OUTX? responses is always in the range $-10 \leq OUTX? \leq +10$ .
OUTY?	Y Output
	Query the Y Output value, in volts. The range of OUTY? responses is always in the range $-10 \le OUTY? \le +10$ .
ORIX?	X Output RTI
	Query the X Output value, in volts, referenced to input.
	The relationship betwen OUTX? and ORIX? is
	$ORIX? = (OUTX?/10\mathrm{V}) \times V_{\mathrm{FS}}$
	where $V_{\rm FS}$ is the full-scale voltage sensitivity, in volts. For example, if SENS=8 (S50UV), $V_{\rm FS} = 50 \times 10^{-6}$ V. Then if OUTX?=+3.14, then ORIX? returns +0.000015700 (15.7 $\mu$ V input).
ORIY?	Y Output RTI
	Query the Y Output value, in volts, referenced to input.
	The relationship betwen OUTY? and ORIY? is
	$ORIY? = (OUTY?/10\mathrm{V}) \times V_{\mathrm{FS}}$
	where $V_{\rm FS}$ is the full-scale voltage sensitivity, in volts.



MAGI?		Signal magnitude RTI
		Query the input signal magnutide, in volts, referenced to input.
		The relationship between MAGI? and ORIX?, ORIY? is
		$MAGI? = \sqrt{(ORIX?)^2 + (ORIY?)^2}$
ATAN?		Signal phase
		Query the input signal phase, in degrees.
		The relationship between ATAN? and OUTX?, OUTY? is
		ATAN? = $\arctan \frac{OUTY?}{OUTX?}$
		Note that ATAN? will execute even if either or both of the output channels has its offset enabled. In this case, the ATAN? query still simply calculates the arctangent of the <i>output Y</i> / <i>X</i> values. This is typically not related to the actual signal phase at the input.
	ace comman	
*IDN?		Identify
		Query the SR2124 identification string.
		The response is formatted as: Stanford_Research_Systems, SR2124, s/n******, ver#.## where ****** is the 6-digit serial number, and #.## is the firmware revision level.
	Example:	*IDN? Stanford_Research_Systems,SR2124,s/n098023,ver1.00
TOKN(?) { <i>z</i> }		Token Mode
		Set (query) the token response mode {to $z = (OFF \ 0, ON \ 1)$ }.
		Token response mode controls the formatting of response messages generated by the SR2124 to remote queries of token-type values When TOKN 0FF, the SR2124 responds with the numeric version of the token quantity. When TOKN 0N, the text version is returned.
	Example:	TOKN? ON

*OPC(?)		Operation complete
		The set form, <b>*OPC</b> , will set the OPC bit in the Standard Event Status register; the query form, <b>*OPC?</b> , will return the value 1.
		*OPC is useful for pacing streams of remote commands; the *OPC command will not be processed by the command execution of the SR2124 until all preceding commands have been executed. This includes "slow" commands such as auto gain (AGAN).
		Note, however, that commands are considered completed once all hardware settings they require are made; analog settling times are <i>not</i> part of the normal "execution" process. As a result, *OPC should not be used to indicate that new instrument settings have settled; rather, the usefulness of *OPC is in assuring that the remote interface does not overflow or lose synchronization with a user's application program.
	Example:	*0PC? 1
LOCL(?) { <i>z</i> }		Local lockout
$LOGL(?) \{z\}$		Local lockout Set (query) the local lockout {to $z=(LOCAL \ 0, REMOTE \ 1, LOCKOUT \ 2)$ }.
LOCL(?) { <i>z</i> }		
LOCL(?) { <i>z</i> }		Set (query) the local lockout {to $z = (LOCAL \ 0, REMOTE \ 1, LOCKOUT \ 2)$ }. The LOCL command provides control over user access to front-panel control of the SR2124. When LOCL REMOTE or LOCL LOCKOUT, the <i>REM</i> indicator will be lit; in this state, the user cannot control any



*RST	Reset
	Reset the SR2124 to its default configuration.
	The following commands are internally excecuted upon receipt of the <b>*RST</b> command:
	<ul> <li>PHAS 0.0</li> <li>FMOD 1</li> <li>FREQ 1000.0</li> <li>SLVL 0.100</li> <li>FRNG FRNG_20</li> <li>BION OFF</li> <li>BIAS 0.0</li> <li>FORM SINE</li> <li>ISRC A</li> <li>IGND GROUND</li> <li>ICPL DC</li> <li>TYPF FLAT</li> <li>QFCT Q1</li> <li>IFFR 1000.0</li> <li>IFTR 0.0</li> <li>NCHD 0.0</li> <li>SENS 5500MV</li> <li>RMOD LOWNOISE</li> <li>OFSL SLOPE6DB</li> <li>OMOD LOCKIN</li> <li>OFEX OFF</li> <li>OFSX 0.0</li> <li>OFSY 0.0</li> </ul>
	<ul><li>OFEY OFF</li><li>OFSX 0.0</li></ul>

### 4.4.13 Status commands

a token, with values z=(UNLOCKED 0, LOCKED 1, or NOTPLL 2). If the SR2124 reference oscillator is operating in one of the external reference modes (FMOD EXT1F, FMOD EXT2F, or FMOD EXT3F), ther the query LOCK? will return either UNLOCKED 0 or LOCKED 1 based on the current status. If the SR2124 reference oscillator is configured for either FMOD INTERNAL or FMOD RVCO, then LOCK? responds with NOTPLI 2. Example: LOCK? LOCKED OVLD? Overload Reads the current value of the signal overload status. Returns ar integer between 1 and 31 if an overload is detected, or 0 if there is no overload. The response integer is binary-weighted based on the four (5) separate rate signal stages that can generate an overload detect: 1 Preamp overload 2 Current amp overload 4 Intermediate (AC) amp overload 6 & X Output (DC) amp overload 16 Y Output (DC) amp overload			
a token, with values Z=(UNLOCKED 0, LOCKED 1, or NOTPLL 2). If the SR2124 reference oscillator is operating in one of the externa reference modes (FMOD EXT1F, FMOD EXT2F, or FMOD EXT3F), ther the query LOCK? will return either UNLOCKED 0 or LOCKED 1 based on the current status. If the SR2124 reference oscillator is configured for either FMOD INTERNAL or FMOD RVCO, then LOCK? responds with NOTPLI 2. Example: LOCK? LOCKED OVLD? OVLD? OVED? OVLD? OVEDA Reads the current value of the signal overload status. Returns ar integer between 1 and 31 if an overload is detected, or 0 if there is no overload. The response integer is binary-weighted based on the four (5) sepa rate signal stages that can generate an overload detect: • 1 Preamp overload • 2 Current amp overload • 4 Intermediate (AC) amp overload • 16 Y Output (DC) amp overload For example, if the preamp and the intermediate amp are both over loading, OVLD? will respond with 5 (= 1 + 4). Example: OVLD? *STB? [/] Status byte Reads the Status Byte register [bit <i>i</i> ]. Example: *STB?	LOCK?		Lock status
reference modes (FMOD EXT1F, FMOD EXT2F, or FMOD EXT3F), ther the query LOCK? will return either UNLOCKED 0 or LOCKED 1 based on the current status. If the SR2124 reference oscillator is configured for either FMOD INTERNAL or FMOD RVC0, then LOCK? responds with NOTPLI 2. Example: LOCK? LOCKED OVLD? Overload Reads the current value of the signal overload status. Returns ar integer between 1 and 31 if an overload is detected, or 0 if there is no overload. The response integer is binary-weighted based on the four (5) sepa rate signal stages that can generate an overload detect: • 1 Preamp overload • 2 Current amp overload • 4 Intermediate (AC) amp overload • 8 X Output (DC) amp overload • 16 Y Output (DC) amp overload • 16 Y Output (DC) amp overload For example, if the preamp and the intermediate amp are both over loading, OVLD? ø *STB? [7] Status byte Reads the Status Byte register [bit <i>i</i> ]. Example: *STB?			Reads the current value of the reference oscillator lock status. Returns a token, with values $z=(UNLOCKED \ 0, LOCKED \ 1, or NOTPLL \ 2)$ .
FMOD INTERNAL or FMOD RVC0, then LOCK? responds with NOTPLI 2. Example: LOCK? LOCKED OVLD? Overload Reads the current value of the signal overload status. Returns ar integer between 1 and 31 if an overload is detected, or 0 if there is no overload. The response integer is binary-weighted based on the four (5) sepa rate signal stages that can generate an overload detect: • 1 Preamp overload • 2 Current amp overload • 2 Current amp overload • 4 Intermediate (AC) amp overload • 8 X Output (DC) amp overload • 16 Y Output (DC) amp overload For example, if the preamp and the intermediate amp are both over loading, OVLD? ø *STB? [/] Status byte Reads the Status Byte register [bit /]. Example: *STB?			If the SR2124 reference oscillator is operating in one of the external reference modes (FMOD EXT1F, FMOD EXT2F, or FMOD EXT3F), then the query LOCK? will return either UNLOCKED 0 or LOCKED 1 based on the current status.
LOCKED         OVLD?       Overload         Reads the current value of the signal overload status. Returns ar integer between 1 and 31 if an overload is detected, or 0 if there is no overload.         The response integer is binary-weighted based on the four (5) separate signal stages that can generate an overload detect:         • 1 Preamp overload         • 2 Current amp overload         • 4 Intermediate (AC) amp overload         • 8 X Output (DC) amp overload         • 16 Y Output (DC) amp overload         • 16 Y Output (DC) amp overload         • 10 YLD?         0         *STB? [i]         Status byte         Reads the Status Byte register [bit i].         Example:       *STB?			If the SR2124 reference oscillator is configured for either FMOD INTERNAL or FMOD RVCO, then LOCK? responds with NOTPLL 2.
Reads the current value of the signal overload status. Returns ar         integer between 1 and 31 if an overload is detected, or 0 if there is no         overload.         The response integer is binary-weighted based on the four (5) separate signal stages that can generate an overload detect:         • 1 Preamp overload         • 2 Current amp overload         • 4 Intermediate (AC) amp overload         • 8 X Output (DC) amp overload         • 16 Y Status byte         Reads the Status Byte register [bit i].         Example:       *STB?		Example:	
integer between 1 and 31 if an overload is detected, or 0 if there is no overload. The response integer is binary-weighted based on the four (5) separate signal stages that can generate an overload detect: <ul> <li>1 Preamp overload</li> <li>2 Current amp overload</li> <li>4 Intermediate (AC) amp overload</li> <li>8 X Output (DC) amp overload</li> <li>16 Y Output (DC) amp overload</li> <li>16 Y Output (DC) amp overload</li> <li>16 Y Output (DC) amp overload</li> <li>Store example, if the preamp and the intermediate amp are both over loading, OVLD? will respond with 5 (= 1 + 4).</li> </ul> <b>*STB?</b> [ <i>i</i> ] Status byte Reads the Status Byte register [bit <i>i</i> ]. <i>Example:</i> *STB?	OVLD?		Overload
<pre>rate signal stages that can generate an overload detect:</pre>			Reads the current value of the signal overload status. Returns an integer between 1 and 31 if an overload is detected, or 0 if there is no overload.
<ul> <li>2 Current amp overload</li> <li>4 Intermediate (AC) amp overload</li> <li>8 X Output (DC) amp overload</li> <li>16 Y Output (DC) amp overload</li> <li>16 Y Output (DC) amp overload</li> <li>For example, if the preamp and the intermediate amp are both over loading, OVLD? will respond with 5 (= 1 + 4).</li> </ul> Example: 0VLD? 0 *STB? [i] Status byte Reads the Status Byte register [bit i]. Example: *STB?			The response integer is binary-weighted based on the four (5) sepa- rate signal stages that can generate an overload detect:
<ul> <li>4 Intermediate (AC) amp overload</li> <li>8 X Output (DC) amp overload</li> <li>16 Y Output (DC) amp overload</li> <li>For example, if the preamp and the intermediate amp are both overloading, OVLD? will respond with 5 (= 1 + 4).</li> <li>Example: OVLD?</li> <li>Ø</li> <li>*STB? [<i>i</i>] Status byte Reads the Status Byte register [bit <i>i</i>].</li> <li>Example: *STB?</li> </ul>			• 1 Preamp overload
<ul> <li>8 X Output (DC) amp overload</li> <li>16 Y Output (DC) amp overload</li> <li>For example, if the preamp and the intermediate amp are both over loading, OVLD? will respond with 5 (= 1 + 4).</li> <li><i>Example:</i> 0VLD?</li> <li>Ø</li> <li>*STB? [<i>i</i>] Status byte Reads the Status Byte register [bit <i>i</i>].</li> <li><i>Example:</i> *STB?</li> </ul>			• 2 Current amp overload
<ul> <li>16 Y Output (DC) amp overload</li> <li>For example, if the preamp and the intermediate amp are both overloading, OVLD? will respond with 5 (= 1 + 4).</li> <li><i>Example:</i> 0VLD?</li> <li>*STB? [<i>i</i>] Status byte</li> <li>Reads the Status Byte register [bit <i>i</i>].</li> <li><i>Example:</i> *STB?</li> </ul>			• 4 Intermediate (AC) amp overload
For example, if the preamp and the intermediate amp are both over loading, OVLD? will respond with 5 (= 1 + 4). <i>Example:</i> 0VLD? 0 *STB? [ <i>i</i> ] Status byte Reads the Status Byte register [bit <i>i</i> ]. <i>Example:</i> *STB?			• 8 X Output (DC) amp overload
<pre>Ioading, OVLD? will respond with 5 (= 1 + 4). Example: 0VLD? 0 *STB? [i] Status byte Reads the Status Byte register [bit i]. Example: *STB?</pre>			• 16 Y Output (DC) amp overload
*STB? [ <i>i</i> ] Status byte Reads the Status Byte register [bit <i>i</i> ]. <i>Example:</i> *STB?			For example, if the preamp and the intermediate amp are both over- loading, OVLD? will respond with 5 (= $1 + 4$ ).
Reads the Status Byte register [bit <i>i</i> ]. <i>Example:</i> *STB?		Example:	
Example: *STB?	*STB? [ <i>i</i> ]		Status byte
-			Reads the Status Byte register [bit <i>i</i> ].
		Example:	



*SRE(?) [ <i>i</i> ,] { <i>j</i> }		Service request enable		
		Set (query) the Service Request Enable register [bit <i>i</i> ] {to <i>j</i> }.		
	Example:	*SRE 0,1		
*ESR? [ <i>i</i> ]		Standard event status		
		Reads the Standard Event Status Register [bit i].		
		Upon executing *ESR?, the returned bit(s) of the ESR register are cleared.		
	Example:	*ESR?		
		64		
*ESE(?) [ <i>i</i> ,] { <i>j</i> }		Standard event status enable		
		Set (query) the Standard Event Status Enable Register [bit <i>i</i> ] {to <i>j</i> }.		
	Example:	*ESE 6,1		
		ESE?		
		64		
*CLS Clear status		Clear status		
		*CLS immediately clears the ESR register, and the UNLOCK and OVERLOAD bits in the Status Byte.		
	Example:	*CLS		
LEXE?		Last execution error		
		Query the last execution error code. A query of LEXE? always clears the error code, so a subsequent LEXE? will return 0. Valid codes are:		
		Value Definition		
		<ul> <li>0 No execution error since last LEXE?</li> <li>1 Illegal value</li> <li>2 Wrong token</li> <li>3 Invalid bit</li> <li>4 Queue full</li> <li>5 Not compatible</li> </ul>		
	Example:	IFFR 1234567; LEXE?; LEXE? 1;0		
		The error (1, "Illegal value,") is because the parameter value (1234567) is too large for IFFR. The second read of LEXE? returns 0.		

LCME?		Last con	nmand error
		•	ne last command error code. A query of LCME? always clears r code, so a subsequent LCME? will return 0. Valid codes are:
		Value	Definition
		0	No execution error since last LCME?
		1	Illegal command
		2	Undefined command
		3	Illegal query
		4	Illegal set
		5	Missing parameter(s)
		6	Extra parameter(s)
		7	Null parameter(s)
		8	Parameter buffer overflow
		9	Bad floating-point
		10	Bad integer
		11	Bad integer token
		12	Bad token value
		13	Bad hex block
		14	Unknown token
	Example:	*IDN	
	1	LCME?	
		4	
		The erro	or (4, "Illegal set") is due to the missing "?".



## 4.5 Status model

status registers The SR2124 status registers follow the hierarchical IEEE–488.2 format. A block diagram of the status register array is given in Figure 4.1.




Figure 4.1: Status Model for the SR2124 Dual-Phase Analog Lock-In Amplifier

There are three categories of registers in the status model of the lockin:

- Event Registers : These read-only registers record the occurrence of defined events within the lock-in. If the event occurs, the corresponding bit is set to 1. Upon querying an event register, any set bits within it are cleared. These are sometimes known as "sticky bits," since once set, a bit can only be cleared by reading its value. Event register names end with SR or EV.
- Enable Registers : These read/write registers define a bitwise mask for their corresponding event register. If any bit position is set in an event register while the same bit position is also set in the enable register, then the corresponding summary bit message is set in the Status Byte. Enable register names end with SE or EN.
  - Status Byte : This read-only register represents the top of the status model, and is populated with summary bit messages and interface condition bits. Enabled bits within the Status Byte generate the remote Request Service event.

At power-on, all status registers are cleared.

### 4.5.1 Status byte (SB)

The Status Byte is the top-level summary of the SR2124 status model. When enabled by the Service Request Enable register, a bit set in the Status Byte causes the MSS (Master Summary Status) bit to be set.

Weight	Bit	Flag
1	0	undef (0)
2	1	undef (0)
4	2	undef (0)
8	3	undef (0)
16	4	undef (0)
32	5	ESB
64	6	MSS
128	7	undef (0)

- ESB : Event Status Bit. Indicates whether one or more of the enabled events in the Standard Event Status Register is true.
- MSS : Master Summary Status. Indicates whether one or more of the enabled status messages in the Status Byte register is true.

This register is read with the \*STB? query.

#### 4.5.2 Service request enable (SRE)

Each bit in the SRE corresponds one-to-one with a bit in the SB register, and acts as a bitwise AND of the SB flags to generate MSS. Bit 6 of the SRE is undefined—setting it has no effect, and reading it always returns 0. This register is set and queried with the \*SRE(?) command.

At power-on, this register is cleared.

### 4.5.3 Standard event status (ESR)

The Standard Event Status Register consists of 8 event flags. These event flags are all "sticky bits" that are set by the corresponding events, and cleared only by reading or with the \*CLS command. Reading a single bit (with the \*ESR? *i* query) clears only Bit *i*.

Weight	Bit	Flag
1	0	OPC
2	1	undef (0)
4	2	QYE
8	3	DDE
16	4	EXE
32	5	CME
64	6	undef (0)
128	7	undef (0)



- OPC : Operation Complete. Set by the \*OPC command.
- QYE : Query Error. Indicates data in the output queue has been lost.
- DDE : Device-Dependent Error. Indicates an internal command queue overflow.
- EXE : Execution Error. Indicates the error in a command that was successfully parsed. Out-of-range parameters are an example.
- CME: Command Error. Indicates a command parser-detected error.
- 4.5.3.1 Standard event status enable (ESE)

The ESE acts as a bitwise AND with the ESR register to produce the single-bit ESB message in the Status Byte Register (SB). The register can be set and queried with the \*ESE(?) command.

At power-on, this register is cleared.

# 5 Circuits

This chapter presents a brief description of the SR2124 circuit design. A complete parts list and circuit schematics are included.

## In This Chapter

5.1	Overview of circuits	5-2
5.2	Power Supply	5 - 2
5.3	CPU	5 - 2
5.4	Front Panel	5 - 2
5.5	Main board	5-2
5.6	Mixer/Output Filters	5 - 4
5.7	Oscillator	5-5
5.8	Rear outputs	5-5
5.9	Communications	5-5
5.10	Schematics	5-5

5.1	Overview of circuits		
		The following sections correspond to schematic pages at the end of the manual.	
5.2	Power Supply		
		The SR2124 power supply board uses low-voltage AC power from the shielded transformer to power the instrument. Separate power nets are created for the oscillator, the main signal board, and the CPU / Front-panel boards. A single "star ground" is established on the power supply board, where it is connected to the instrument chassis.	
5.3	CPU		
		The CPU board contains the microcontroller that configures all in- strument hardware of the SR2124. Non-volatile memory on the CPU board stores user settings. The fully stopable CPU oscillator is also on this board.	
5.4	Front Panel		
		The front panel board contains the LED indicators and button con- trols. All numeric displays are driven from static shift registers, whose values are only updated in response to a user command.	
5.5	Main board		
		The Main board contains the front-end voltage and current preampli- fiers, programmable input filter, and the reference output attenuator.	
		The input JFET, Q1101, is quite sensitive and may be damaged by overvoltage, including overvoltage from a static discharge (ESD). Symptoms of a damaged JFET can be excess noise or signal loss.	
		Instructions for replacing the input JFET are as follows:	
		1. Equipment needed:	
		<ul> <li>Replacement JFET (obtained from SRS)</li> </ul>	
		• BNC grounding cap or $50 \Omega$ terminator	
		Voltmeter capable of showing millivolts	
		• Test leads with small clips, to attach to test point loops	

• Small adjusting screwdriver

- 2. Work should be performed at an ESD-controlled workstation. Be sure the technician is grounded before opening the instrument.
- 3. Turn off power to the unit, and remove the AC power cord. Disconnect all other cables from the SR2124. Remove the top lid of the instrument by removing the 2 large black screws from either side of the lid, and the 6 small black screws from the top of the lid. Slide the lid slightly backwards, and then lift away from the instrument.
- 4. Locate the input JFET, marked as Q1101 on the main circuit board. You can find Q1101 directly behind the A/I and B inputs, about 5 cm back from the edge of the board. Q1101 is socketed, as shown in Figure 5.1. Using your thumb and forefinger, carefully remove the JFET.



Figure 5.1: The front-end JFET (Q1101), installed.

- 5. The replacement JFET will be installed in the same socket. Please note that two of the socket positions, aligned with the front and back of the instrument, are left unpopulated. It is important that the pins of the new JFET all be seated correctly in the remaining positions. Refer to Figure 5.2 for the unpopulated positions. When fully seated, the JFET should look like Figure 5.1.
- 6. After replacing the JFET, the offset voltage must be trimmed to near zero. Power must be applied to the SR2124 with the top





Figure 5.2: The front-end JFET (Q1101) socket, un-installed.

cover removed. Be sure to have a second person nearby for safety, and do not proceed if the metal shroud covering the AC power entry module has been removed.

- 7. Place a shorting cap or  $50 \Omega$  terminator onto the A/I input, and turn the instrument on. Press [Recall], and turn the REFERENCE knob to show "dEFLt". Press [Recall] a second time to restore defaults. Turn the SENSITIVITY knob to 5 mV.
- 8. Attach the voltmeter test leads to Test Points TP1104 and TP1105 (see Figure 5.3). Slowly adjust trimmer R1102 to null the voltage between TP1104 and TP1105. You should be able to reduce the voltage to  $< 5 \,\text{mV}$ .
- 9. Return the top cover and reinstall all the screws.

## 5.6 Mixer/Output Filters

There are two Mixer/Output Filter boards, one for the X Output signal, and one for the Y Output signal. Each board contains the PSD (square-wave mixer) and programmable output filter, and the DC gain stage. The X Output board is driven by a phase-shifted version of the in-phase output of the reference oscillator board, and the Y Output board is driven by an equally phase-shifted version of the reference oscillator board's quadrature output.

X Offset (and Y Offset) DC voltages are also generated on these boards.




Figure 5.3: Trimming the replacement JFET

## 5.7 Oscillator

The Oscillator board contains the quadrature sinewave voltagecontrolled oscillator. This board is mounted vertically, at the righthand side of the SR2124 chassis.

## 5.8 Rear outputs

The Rear outputs board contains the fully-differential buffer amplifiers to receive the oscillator quadrant signals and drive them relative to chassis ground.

## 5.9 Communications

The small Communications board, located near the power-entry module, contains the fiber optic transmit and receive components. A simple RS-232 driver circuit is also on this board.

## 5.10 Schematics

Circuit schematic diagrams follow this page.



5 - 5

This page intentionally left blank.